Electronic Components Datasheet Search
  English  ▼

X  

AM1705DPTP3 Datasheet(PDF) 45 Page - Texas Instruments

Click here to check the latest version.
Part # AM1705DPTP3
Description  AM1705 ARM짰 Microprocessor
PDF  165 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

AM1705DPTP3 Datasheet(HTML) 45 Page - Texas Instruments

Back Button AM1705DPTP3 Datasheet HTML 41Page - Texas Instruments AM1705DPTP3 Datasheet HTML 42Page - Texas Instruments AM1705DPTP3 Datasheet HTML 43Page - Texas Instruments AM1705DPTP3 Datasheet HTML 44Page - Texas Instruments AM1705DPTP3 Datasheet HTML 45Page - Texas Instruments AM1705DPTP3 Datasheet HTML 46Page - Texas Instruments AM1705DPTP3 Datasheet HTML 47Page - Texas Instruments AM1705DPTP3 Datasheet HTML 48Page - Texas Instruments AM1705DPTP3 Datasheet HTML 49Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 45 / 165 page
background image
0.1
µF
0.01
µF
50R
1.14V-1.32V
50R
VSS
PLL0_VDDA
PLL0_VSSA
FerriteBead:MurataBLM31PG500SN1L orEquivalent
AM1705
www.ti.com
SPRS657E – FEBRUARY 2010 – REVISED JUNE 2014
6.6
Clock PLLs
The device has one PLL controller that provides clock to different parts of the system. PLL0 provides
clocks (though various dividers) to most of the components of the device.
The PLL controller provides the following:
•
Glitch-Free Transitions (on changing clock settings)
•
Domain Clocks Alignment
•
Clock Gating
•
PLL power down
The various clock outputs given by the controller are as follows:
•
Domain Clocks: SYSCLK [1:n]
•
Auxiliary Clock from reference clock source: AUXCLK
Various dividers that can be used are as follows:
•
Post-PLL Divider: POSTDIV
•
SYSCLK Divider: D1, ¼, Dn
Various other controls supported are as follows:
•
PLL Multiplier Control: PLLM
•
Software programmable PLL Bypass: PLLEN
6.6.1
PLL Device-Specific Information
The PLL requires some external filtering components to reduce power supply noise as shown in Figure 6-
8.
Figure 6-8. PLL External Filtering Components
The input to the PLL is either from the on-chip oscillator (OSCIN pin) or from an external clock on the
OSCIN pin. The PLL outputs seven clocks that have programmable divider options. Figure 6-9 illustrates
the PLL Topology.
The PLL is disabled by default after a device reset. It must be configured by software according to the
allowable operating conditions listed in Table 6-4 before enabling the processor to run from the PLL by
setting PLLEN = 1.
Copyright © 2010–2014, Texas Instruments Incorporated
Peripheral Information and Electrical Specifications
45
Submit Documentation Feedback
Product Folder Links: AM1705



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com