Electronic Components Datasheet Search
  English  ▼

X  

WM8962B Datasheet(PDF) 197 Page - Wolfson Microelectronics plc

Part # WM8962B
Description  Ultra-Low Power Stereo CODEC with Audio Enhancement DSP, 1W Stereo Class D Speaker Drivers and Ground Referenced Headphone Drivers
PDF  295 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WOLFSON [Wolfson Microelectronics plc]
Direct Link  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8962B Datasheet(HTML) 197 Page - Wolfson Microelectronics plc

Back Button WM8962B Datasheet HTML 193Page - Wolfson Microelectronics plc WM8962B Datasheet HTML 194Page - Wolfson Microelectronics plc WM8962B Datasheet HTML 195Page - Wolfson Microelectronics plc WM8962B Datasheet HTML 196Page - Wolfson Microelectronics plc WM8962B Datasheet HTML 197Page - Wolfson Microelectronics plc WM8962B Datasheet HTML 198Page - Wolfson Microelectronics plc WM8962B Datasheet HTML 199Page - Wolfson Microelectronics plc WM8962B Datasheet HTML 200Page - Wolfson Microelectronics plc WM8962B Datasheet HTML 201Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 197 / 295 page
background image
WM8962
Rev 4.3
197
WSEQ
INDEX
REGISTER
ADDRESS
WIDTH
START
DATA
DELAY
EOS
DESCRIPTION
45 (2Dh)
R26 (1Ah)
6 bits
Bit 3
00h
0h
0b
DACL_ENA = 0b
DACR_ENA = 0b
HPOUTL_PGA_ENA = 0b
HPOUTR_PGA_ENA = 0b
SPKOUTL_PGA_ENA = 0b
SPKOUTR_PGA_ENA = 0b
46 (2Eh)
R72 (48h)
1 bit
Bit 0
00h
0h
0b
CP_ENA = 0b
47 (2Fh)
R25 (19h)
6 bits
Bit 1
00h
0h
0b
BIAS_ENA = 0b
INL_ENA = 0b
INR_ENA = 0b
ADCL_ENA = 0b
ADCR_ENA = 0b
MICBIAS_ENA = 0b
48 (30h)
R28 (1Ch)
2 bits
Bit 3
00h
0h
0b
STARTUP_BIAS_ENA = 0b
VMID_BUF_ENA = 0b
49 (31h
R25 (19h)
2 bits
Bit 7
00h
0h
1b
VMID_SEL [1:0] = 00b
Table 128 Chip Power Down Sequence
Speaker Sleep
The Speaker Sleep sequence is initiated by writing 00E4h to Register 90 (5Ah). This single operation
starts the Control Write Sequencer at Index Address 100 (64h).
This sequence takes up to 2ms to run.
WSEQ
INDEX
REGISTER
ADDRESS
WIDTH
START
DATA
DELAY
EOS
DESCRIPTION
100 (64h)
R49 (31h)
1 bit
Bit 4
01h
0h
0b
DAC_MUTE = 1
101 (65h)
R49 (31h)
3 bits
Bit 0
07h
0h
0b
SPKOUT_VU = 1
SPKOUTL_PGA_MUTE = 1
SPKOUTR_PGA_MUTE = 1
102 (66h)
R49 (31h)
2 bits
Bit 6
00h
0h
1b
SPKOUTR_ENA = 0
SPKOUTL_ENA = 0
Table 129 Speaker Sleep Sequence
Speaker Wake
The Speaker Wake sequence is initiated by writing 00E8h to Register 90 (5Ah). This single operation
starts the Control Write Sequencer at Index Address 104 (68h).
This sequence takes up to 2ms to run.
WSEQ
INDEX
REGISTER
ADDRESS
WIDTH
START
DATA
DELAY
EOS
DESCRIPTION
104 (68h)
R49 (31h)
2 bits
Bit 6
03h
0h
0b
SPKOUTR_ENA = 1
SPKOUTL_ENA = 1
105 (69h)
R49 (31h)
3 bits
Bit 0
04h
0h
0b
SPKOUT_VU = 1
SPKOUTL_PGA_MUTE = 0
SPKOUTR_PGA_MUTE = 0
106 (6Ah)
R49 (31h)
1 bit
Bit 4
00h
0h
1b
DAC_MUTE = 0
Table 130 Speaker Wake Sequence



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com