| Electronic Components Datasheet Search |
|
XCST50 Datasheet(PDF) 8 Page - Sony Corporation |
|
|
|||||||||||||||||||||||||||||
XCST50 Datasheet(HTML) 8 Page - Sony Corporation |
|
8 / 31 page ![]() 6 XC-ST50/50CE XC-ST30/30CE PHASE CONDITIONS OF EXTERNAL SYNCHRONIZATION External synchronization for each mode • For normal video/normal shutter Continuous HD/VD signal (should conform to EIA and CCIR frequencies in the timing shown in the figure below.) • For Restart Reset (RR)/external trigger shutter Continuous HD signal. The phase between VD (reset) and HD signals is as specified in the figure below in any timing. Phase conditions The phase relation between external input HD and VD signals should be set as shown below with respect to the specified center phase. Note : The synchronized VD signals are delayed for 1H at HD/VD external synchronization mode, while there is no VD signal delay at VS external synchronization mode. 100 200 455 (454) 455 (454) 5 200 EXT-VD ODD (EVEN) EVEN (ODD) EXT-HD The operation in parentheses refers to XC-ST50CE/ST30CE. Unit: Clock 1 CLK = 69.84 n sec (XC-ST50/ST30) = 70.48 n sec (XC-ST50CE/ST30CE) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |