LP5521 datasheet(33/48 Pages) TI1

33 / 48 page

LP5521

www.ti.com

SNVS441H – JANUARY 2007 – REVISED MAY 2016

Product Folder Links: LP5521

Submit Documentation Feedback

7.6.9 Configuration Control (CONFIG)

Address 08H

Reset value 00H

Table 29. CONFIG Register

PWM_HF

PWRSAVE_EN

CP_MODE[1:0]

R_TO_BATT

CLK_DET_EN

INT_CLK_EN

NAME

BIT

ACCESS

ACTIVE

DESCRIPTION

PWM_HF

R/W

High

PWM clock

0 = 256 Hz PWM clock used (CLK_32K)

1 = 558 Hz PWM clock used (internal oscillator)

PWRSAVE_EN

R/W

High

Power save mode enable

CP_MODE

4:3

R/W

Charge pump operation mode

00b = OFF

01b = Forced to bypass mode (1x)

10b = Forced to 1.5x mode

11b = Automatic mode selection

R_TO_BATT

R/W

High

R channel supply connection

0 = R output connected to charge pump

1 = R output connected to battery

CLK_DET_EN,

INT_CLK_EN

1:0

R/W

LED Controller clock source

00b = External clock source (CLK_32K)

01b = Internal clock

10b = Automatic selection

11b = Internal clock

7.6.10 R Channel Program Counter Value (R Channel PC)

Address 09H

Reset value 00H

Table 30. R Channel PC Register

R_PC[3]

R_PC[2]

R_PC[1]

R_PC[0]

NAME

BIT

ACCESS

ACTIVE

DESCRIPTION

R_PC

3:0

R/W

R channel program counter value

PC registers are synchronized to a 32-kHz clock. Delay between consecutive I2C writes to PC registers needs to

be longer than 153

μs (typ.). PC register can be read or written only when EXEC mode is 'hold'.

LP5521 Datasheet(PDF) 33 Page - Texas Instruments

LP5521 Datasheet(HTML) 33 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48

Datasheet Download

Link URL