Electronic Components Datasheet Search
  English  ▼

X  

LP5521 Datasheet(PDF) 16 Page - Texas Instruments

Click here to check the latest version.
Part # LP5521
Description  LP5521 Programmable Three-Channel LED Driver
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

LP5521 Datasheet(HTML) 16 Page - Texas Instruments

Back Button LP5521 Datasheet HTML 12Page - Texas Instruments LP5521 Datasheet HTML 13Page - Texas Instruments LP5521 Datasheet HTML 14Page - Texas Instruments LP5521 Datasheet HTML 15Page - Texas Instruments LP5521 Datasheet HTML 16Page - Texas Instruments LP5521 Datasheet HTML 17Page - Texas Instruments LP5521 Datasheet HTML 18Page - Texas Instruments LP5521 Datasheet HTML 19Page - Texas Instruments LP5521 Datasheet HTML 20Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 48 page
background image
Input
Buffer
Level
Shifter
Level
Shifter
SDA
SCL
VDD
EN
Copyright © 2016, Texas Instruments Incorporated
16
LP5521
SNVS441H – JANUARY 2007 – REVISED MAY 2016
www.ti.com
Product Folder Links: LP5521
Submit Documentation Feedback
Copyright © 2007–2016, Texas Instruments Incorporated
Table 7. CONFIG Register (08H):
NAME
BIT
DESCRIPTION
CLK_DET_EN,
INT_CLK_EN
1:0
LED controller clock source
00b = External clock source (CLK_32K)
01b = Internal clock
10b = Automatic selection
11b = Internal clock
7.3.5 Logic Interface Operational Description
LP5521 features a flexible logic interface for connecting to processor and peripheral devices. Communication is
done with I2C compatible interface and different logic input/output pins makes it possible to synchronize
operation of several devices.
7.3.5.1 I/O Levels
I2C interface, CLK_32K and TRIG pins input levels are defined by EN pin. Using EN pin as voltage reference for
logic inputs simplifies PWB routing and eliminates the need for dedicated VIO pin. Figure 17 describes EN pin
connections.
Figure 17. Using EN Pin as Digital I/O Voltage Reference
ADDR_SEL0/1 are referenced to VDD voltage. GPO pin level is defined by VDD voltage.
7.3.5.2 GPO/INT Pins
LP5521 has one General Purpose Output pin (GPO); the INT pin can also be configured as a GPO pin. When
INT is configured as GPO output, its level is defined by the VDD voltage. State of the pins can be controlled with
GPO register (0EH). GPO pins are digital CMOS outputs and no pullup or pulldown resistors are needed.
When INT pin GPO function is disabled, it operates as an open drain pin. INT signal is active low; that is, when
interrupt signal is sent, the pin is pulled to GND. External pullup resistor is needed for proper functionality.
Table 8. GPO Register (0EH)
NAME
BIT
DESCRIPTION
INT_AS_GPO
2
Enable INT pin GPO function
0 = INT pin functions as a INT pin
1 = INT pin functions as a GPO pin
GPO
1
0 = GPO pin state is low
1 = GPO pin state is high
INT
0
0 = INT pin state is low (INT_AS_GPO=1)
1 = INT pin state is high (INT_AS_GPO=1)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com