| Electronic Components Datasheet Search |
|
GT3200 Datasheet(PDF) 30 Page - SMSC Corporation |
|
|
|||||||||||||||||||||||||||||
GT3200 Datasheet(HTML) 30 Page - SMSC Corporation |
|
30 / 51 page ![]() USB2.0 PHY IC Revision 1.3 (10-05-04) 25 SMSC GT3200, SMSC USB3250 DATASHEET Note 7.2 Figure 7.10, Figure 7.11 and Figure 7.12 are timing examples of a HS/FS Macrocell when it is in HS mode. When a HS/FS Macrocell is in FS Mode (8-bit mode) there are approximately 40 CLK60 cycles every byte time. The Receive State Machine assumes that the SIE captures the data on the RXDATA bus if RXACTIVE and RXVALID are asserted. In FS mode, RXVALID will only be asserted for one CLK60 per byte time. Note 7.3 Figure 7.10, Figure 7.11 and Figure 7.12 the SYNC pattern on DP/DM is shown as one byte long. The SYNC pattern received by a device can vary in length. These figures assume that all but the last 12 bits have been consumed by the hubs between the device and the host controller. Figure 7.10 Receive Timing for Data (with CRC-16 in 8-bit mode) Figure 7.11 Receive Timing for Setup Packet (8-bit mode) CLK60 RXACTIVE RXDATA[7:0] RXVALID RXERROR DP/DM SYNC PID EOP PID CLK60 RXACTIVE RXDATA[7:0] RXVALID RXERROR DP/DM CRC-5 Computation SYNC PID DATA DATA EOP PID DATA DATA |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |