Electronic Components Datasheet Search
  English  ▼

X  

QL8050 Datasheet(PDF) 22 Page - List of Unclassifed Manufacturers

Part # QL8050
Description  LOW POWER FPGA COMBINING PERFORMANCE DENSITY AND EMBEDED RAM
PDF  49 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC - List of Unclassifed Manufacturers

QL8050 Datasheet(HTML) 22 Page - List of Unclassifed Manufacturers

Back Button QL8050 Datasheet HTML 18Page - List of Unclassifed Manufacturers QL8050 Datasheet HTML 19Page - List of Unclassifed Manufacturers QL8050 Datasheet HTML 20Page - List of Unclassifed Manufacturers QL8050 Datasheet HTML 21Page - List of Unclassifed Manufacturers QL8050 Datasheet HTML 22Page - List of Unclassifed Manufacturers QL8050 Datasheet HTML 23Page - List of Unclassifed Manufacturers QL8050 Datasheet HTML 24Page - List of Unclassifed Manufacturers QL8050 Datasheet HTML 25Page - List of Unclassifed Manufacturers QL8050 Datasheet HTML 26Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 49 page
background image
ZZZTXLFNORJLFFRP
‹ 4XLFN/RJLF&RUSRUDWLRQ
‡
‡
‡
‡
‡
‡
(FOLSVH,, )DPLO\ 'DWD 6KHHW5HY %
Preliminary

$& &KDUDFWHULVWLFV
The AC Specifications (at VCC = 1.8 V, TA = 25° C, Worst Case Corner,
Speed Grade = -7 (K = 1.16)) are provided from
7DEOH  to 7DEOH . Logic Cell diagrams and
waveforms are provided from
)LJXUH  to )LJXUH .
)LJXUH  (FOLSVH,, Logic Cell
7DEOH/RJLF &HOOV
6\PERO
3DUDPHWHU
9DOXH
/RJLF&HOOV
0LQ
0D[
tPD
Combinatorial Delay of the longest path: time taken by the combinatorial circuit to
output
-
0.257 ns
tSU
Setup time: time the synchronous input of the flip-flop must be stable before the
active clock edge
0.22 ns
-
tHL
Hold time: time the synchronous input of the flip-flop must be stable after the active
clock edge
0 ns
-
tCO
Clock-to-out delay: the amount of time taken by the flip-flop to output after the
active clock edge.
-
0.255 ns
tCWHI
Clock High Time: required minimum time the clock stays high
0.46 ns
-
tCWLO
Clock Low Time: required minimum time that the clock stays low
0.46 ns
-
tSET
Set Delay: time between when the flip-flop is ”set” (high)
and when the output is consequently “set” (high)
-
0.18 ns
tRESET
Reset Delay: time between when the flip-flop is ”reset” (low) and when the output
is consequently “reset” (low)
-
0.09 ns
tSW
Set Width: time that the SET signal must remain high/low
0.3 ns
-
tRW
Reset Width: time that the RESET signal must remain high/low
0.3 ns
-



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com