Electronic Components Datasheet Search
  English  ▼

X  

DS3134 Datasheet(PDF) 147 Page - Dallas Semiconductor

Part # DS3134
Description  Chateau Channelized T1 And E1 And HDLC Controller
PDF  203 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  DALLAS [Dallas Semiconductor]
Direct Link  https://www.maximintegrated.com/en.html
Logo DALLAS - Dallas Semiconductor

DS3134 Datasheet(HTML) 147 Page - Dallas Semiconductor

Back Button DS3134 Datasheet HTML 143Page - Dallas Semiconductor DS3134 Datasheet HTML 144Page - Dallas Semiconductor DS3134 Datasheet HTML 145Page - Dallas Semiconductor DS3134 Datasheet HTML 146Page - Dallas Semiconductor DS3134 Datasheet HTML 147Page - Dallas Semiconductor DS3134 Datasheet HTML 148Page - Dallas Semiconductor DS3134 Datasheet HTML 149Page - Dallas Semiconductor DS3134 Datasheet HTML 150Page - Dallas Semiconductor DS3134 Datasheet HTML 151Page - Dallas Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 147 / 203 page
background image
DS3134
147 of 203
PCI Write Cycle
A write cycle on the PCI bus is shown in Figure 9.1C. During clock cycle #1, the initiator asserts the
PFRAME* signal and drives the address onto the PAD signal lines and the bus command (which would
be a write) onto the PCBE* signal lines. The target reads the address and bus command and if the address
matches it's own, then it will assert the PDEVSEL* signal and begin the bus transaction. During clock
cycle #2, the initiator stops driving the address onto the PAD signal lines and begins driving data #1. It
also switches the PCBE* signal lines to now indicate the byte enable for data #1. The initiator asserts the
PIRDY* signal and begins monitoring the PDEVSEL* and PTRDY* signals. During clock cycle #3, the
initiator detects that PDEVSEL* and PTRDY* are asserted which indicates that the target has accepted
data #1 and the initiator begins driving the data and byte enable for data #2. During clock cycle #4, since
PDEVSEL* and PTRDY* are asserted, data #2 is written by the initiator to the target. During clock cycle
#5, both PIRDY* and PTRDY* are deasserted indicating that neither the initiator nor the target are ready
for data #3 to be passed. During clock cycle #6, the initiator is now ready so it asserts PIRDY* and
deasserts PFRAME* which indicates that data #3 will be the last one passed. During clock cycle #8, the
target asserts PTRDY* which indicates to the initiator that data #3 is ready to be accepted by the target.
During clock cycle #9, the initiator deasserts PIRDY* and stops driving the PAD and PCBE* signal lines.
The target deasserts PDEVSEL* and PTRDY*.
The PXAS*, PXDS*, and PXBLAST* signals are not part of a standard PCI bus. These PCI extension
signals that are unique to the device. They are useful in adapting the PCI bus to a proprietary bus scheme.
They are only asserted when the device is a bus master.
PCI Bus Write Figure 9.1C
12345678910
data #1
Address
CMD
BE #1
PCLK
PFRAME*
PAD
PCBE*
PIRDY*
PTRDY*
PDEVSEL*
PXDS*
PXAS*
PXBLAST*
pci_writ
data #2
data #3
BE #2
BE #3



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com