LAN9211 datasheet(97/147 Pages) SMSC

97 / 147 page

High-Performance Small Form Factor Single-Chip Ethernet Controller with HP Auto-MDIX Support

Datasheet

SMSC LAN9211

Revision 2.9 (03-01-12)

DATASHEET

5.3.18

FREE_RUN—Free-Run 25MHz Counter

This register reflects the value of the free-running 25MHz counter.

5.3.19

RX_DROP– Receiver Dropped Frames Counter

This register indicates the number of receive frames that have been dropped.

Offset:

9Ch

Size:

32 bits

BITS

DESCRIPTION

TYPE

DEFAULT

31:0

Free Running SCLK Counter (FR_CNT):

Note:

This field reflects the value of a free-running 32-bit counter. At reset

the counter starts at zero and is incremented for every 25MHz

cycle. When the maximum count has been reached the counter will

rollover. Since the bus interface is 16-bits wide, and this is a 32-bit

counter, the count value is latched on the first read. The

FREE_RUN counter can take up to 160nS to clear after a reset

event.

Note:

This counter will run regardless of the power management states

D0, D1 or D2.

Offset:

A0h

Size:

32 bits

BITS

DESCRIPTION

TYPE

DEFAULT

31-0

RX Dropped Frame Counter (RX_DFC). This counter is incremented every

time a receive frame is dropped. RX_DFC is cleared on any read of this

An interrupt can be issued when this counter passes through its halfway

point (7FFFFFFFh to 80000000h).

00000000h

LAN9211 Datasheet(PDF) 97 Page - SMSC Corporation

LAN9211 Datasheet(HTML) 97 Page - SMSC Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL