| Electronic Components Datasheet Search |
|
LAN89730 Datasheet(PDF) 204 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
LAN89730 Datasheet(HTML) 204 Page - Microchip Technology |
|
204 / 218 page ![]() LAN89730 DS60001348A-page 204 2013-2015 Microchip Technology Inc. Note 7-13 Timing was designed for a system load between 10 pf and 25 pf. FIGURE 7-7: MII RECEIVE TIMING TABLE 7-20: MII RECEIVE TIMING VALUES Symbol Description Min Max Units Notes tclkp RXCLK period 40 ns tclkh RXCLK high time tclkp*0.4 tclkp*0.6 ns tclkl RXCLK low time tclkp*0.4 tclkp*0.6 ns tsu RXD[3:0], RXDV setup time to rising edge of RXCLK 8.0 ns Note 7-13 thold RXD[3:0], RXDV hold time after rising edge of RXCLK 9.0 ns Note 7-13 RXCLK (INPUT) tsu RXD[3:0] (INPUT) RXDV, RXER (INPUT) tclkh tclkl tclkp thold tsu thold thold tsu thold |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |