 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
HMC7043LP7FE Datasheet(PDF) 1 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
HMC7043LP7FE Datasheet(HTML) 1 Page - Analog Devices |
|
|
1 / 44 page  High Performance, 3.2 GHz, 14-Output Fanout Buffer Data Sheet HMC7043 Rev. B Document Feedback Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibilityis assumedbyAnalogDevicesforitsuse,norforanyinfringementsof patentsorother rightsofthirdpartiesthatmayresultfromitsuse.Specificationssubjecttochangewithoutnotice.No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners. One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2015–2016 Analog Devices, Inc. All rights reserved. Technical Support www.analog.com FEATURES JEDEC JESD204B support Low additive jitter: <15 fs rms at 2457.6 MHz (12 kHz to 20 MHz) Very low noise floor: −155.2 dBc/Hz at 983.04 MHz Up to 14 LVDS, LVPECL, or CML type device clocks (DCLKs) Maximum CLKOUTx/CLKOUTx and SCLKOUTx/SCLKOUTx frequency of 3200 MHz JESD204B-compatible system reference (SYSREF) pulses 25 ps analog and ½ clock input cycle digital delay independently programmable on each of 14 clock output channels SPI-programmable adjustable noise floor vs. power consumption SYSREF valid interrupt to simplify JESD204B synchronization Supports deterministic synchronization of multiple HMC7043 devices RFSYNCIN pin or SPI-controlled SYNC trigger for output synchronization of JESD204B GPIO alarm/status indicator to determine system health Clock input to support up to 6 GHz 48-lead, 7 mm × 7 mm LFCSP package APPLICATIONS JESD204B clock generation Cellular infrastructure (multicarrier GSM, LTE, W-CDMA) Data converter clocking Phase array reference distribution Microwave baseband cards GENERAL DESCRIPTION The HMC7043 is a high performance clock buffer for the distribution of ultralow phase noise references for high speed data converters with either parallel or serial (JESD204B type) interfaces. The HMC7043 is designed to meet the requirements of multicarrier GSM and LTE base station designs, and offers a wide range of clock management and distribution features to simplify baseband and radio card clock tree designs. The HMC7043 provides 14 low noise and configurable outputs to offer flexibility in interfacing with many different components in a base transceiver station (BTS) system, such as data converters, local oscillators, transmit/receive modules, field programmable gate arrays (FPGAs), and digital front-end ASICs. The HMC7043 can generate up to seven DCLK and SYSREF clock pairs per the JESD204B interface requirements. The system designer can generate a lower number of DCLK and SYSREF pairs, and configure the remaining output signal paths for independent phase and frequency. Both the DCLK and SYSREF clock outputs can be configured to support different signaling standards, including CML, LVDS, LVPECL, and LVCMOS, and different bias conditions to adjust for varying board insertion losses. One of the unique features of the HMC7043 is the independent flexible phase management of each of the 14 channels. All 14 channels feature both frequency and phase adjustment. The outputs can also be programmed for 50 Ω or 100 Ω internal and external termination options. The HMC7043 device features an RF SYNC feature that synchro- nizes multiple HMC7043 devices deterministically, that is, ensures that all clock outputs start with the same edge. This operation is achieved by rephrasing the nested HMC7043 or SYSREF control unit/divider, deterministically, and then restarting the output dividers with this new phase. The HMC7043 is offered in a 48-lead, 7 mm × 7 mm LFCSP package with an exposed pad connected to ground. FUNCTIONAL BLOCK DIAGRAM CLKIN/ CLKIN RFSYNCIN/ RFSYNCIN SDATA SPI CONTROL INTERFACE SLEN SCLK 14-CLOCK DISTRIBUTION ÷ SYSREF CONTROL CLKOUT0 CLKOUT0 SCLKOUT1 SCLKOUT1 CLKOUT12 CLKOUT12 SCLKOUT13 SCLKOUT13 ÷ Figure 1. |
Similar Part No. - HMC7043LP7FE |
|
Similar Description - HMC7043LP7FE |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
