| Electronic Components Datasheet Search |
|
NSC800D Datasheet(PDF) 12 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
NSC800D Datasheet(HTML) 12 Page - National Semiconductor (TI) |
|
12 / 76 page ![]() 80 Functional Description (Continued) 83 CPU WORKING AND ALTERNATE REGISTER SETS 831 CPU Working Registers The portion of the register array shown in Figure 4b repre- sents the CPU working registers These sixteen 8-bit regis- ters are general-purpose registers because they perform a multitude of functions depending on the instruction being executed They are grouped together also due to the types of instructions that use them particularly alternate set oper- ations The F (flag) register is a special-purpose register because its contents are more a result of machine status rather than program data The F register is included because of its inter- action with the A register and its manipulations in the alter- nate register set operations 832 Alternate Registers The NSC800 registers designated as CPU working registers have one common feature the existence of a duplicate reg- ister in an alternate register set This architectural concept simplifies programming during operations such as interrupt response when the machine status represented by the con- tents of the registers must be saved The alternate register concept makes one set of registers available to the programmer at any given time Two instruc- tions (EX AF A‘F’ and EXX) exchange the current working set of registers with their alternate set One exchange be- tween the A and F registers and their respective duplicates (A’ and F’) saves the primary status information contained in the accumulator and the flag register The second exchange instruction performs the exchange between the remaining registers B C D E H and L and their respective alter- nates B’ C’ D’ E’ H’ and L’ This essentially saves the contents of the original complement of registers while pro- viding the programmer with a usable alternate set CPU Main Working Register Set Accumulator A (8) Flags F (8) Register B (8) Register C (8) Register D (8) Register E (8) Register H (8) Register L (8) CPU Alternate Working Register Set Accumulator A’ (8) Flags F’ (8) Register B’ (8) Register C’ (8) Register D’ (8) Register E’ (8) Register H’ (8) Register L’ (8) FIGURE 4b CPU Working and Alternate Registers 84 REGISTER FUNCTIONS 841 Accumulator (A Register) The A register serves as a source or destination register for data manipulation instructions In addition it serves as the accumulator for the results of 8-bit arithmetic and logic op- erations The A register also has a special status in some types of operations that is certain addressing modes are reserved for the A register only although the function is available for all the other registers For example any register can be loaded by immediate register indirect or indexed address- ing modes The A register however can also be loaded via an additional register indirect addressing Another special feature of the A register is that it produces more efficient memory coding than equivalent instruction functions directed to other registers Any register can be rotated however while it requires a two-byte instruction to normally rotate any register a single-byte instruction is available for rotating the contents of the accumulator (A reg- ister) 842 F Register - Flags The NSC800 flag register consists of six status bits that contain information regarding the results of previous CPU operations The register can be read by pushing the con- tents onto the stack and then reading it however it cannot be written to It is classified as a register because of its affiliation with the accumulator and the existence of a dupli- cate register for use in exchange instructions with the accu- mulator Of the six flags shown in Figure 5 only four can be directly tested by the programmer via conditional jump call and return instructions They are the Sign (S) Zero (Z) Parity Overflow (PV) and Carry (C) flags The Half Carry (H) and AddSubtract (N) flags are used for internal operations re- lated to BCD arithmetic TLC5171 – 23 FIGURE 5 Flag Register 12 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |