Electronic Components Datasheet Search
  English  ▼

X  

TP3410 Datasheet(PDF) 27 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Part # TP3410
Description  TP3410 ISDN Basic Access Echo-Cancelling 2B1Q U Transceiver
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

TP3410 Datasheet(HTML) 27 Page - National Semiconductor (TI)

Back Button TP3410 Datasheet HTML 23Page - National Semiconductor (TI) TP3410 Datasheet HTML 24Page - National Semiconductor (TI) TP3410 Datasheet HTML 25Page - National Semiconductor (TI) TP3410 Datasheet HTML 26Page - National Semiconductor (TI) TP3410 Datasheet HTML 27Page - National Semiconductor (TI) TP3410 Datasheet HTML 28Page - National Semiconductor (TI) TP3410 Datasheet HTML 29Page - National Semiconductor (TI) TP3410 Datasheet HTML 30Page - National Semiconductor (TI) TP3410 Datasheet HTML 31Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 32 page
background image
Timing Characteristics
Symbol
Parameter
Conditions
Min
Typ
Max
Units
FMCK
Master Clock Frequency
Including Temperature Aging Etc
1536
MHz
Master Clock Tolerance
b
100
a
100
ppm
MCLKXTAL Input Clock Jitter
External Clock Source
50
ns pk-pk
tMH
Clock Pulse Width
VIH e VCC b 05V
20
ns
tML
Hi
Low for MCLK
VIL e 05V
tMR
Rise and Fall Time
Used as a Logic Input
10
ns
tMF
of MCLK
DIGITAL INTERFACE
(
Figures 11 12 and 13 )
FBCLK
Frequency of BCLK
Formats 1 2 and 3
256
4096
kHz
GCI and Format 4
512
6144
kHz
tWBH
Period of BCLK High
Measured from VIH to VIH (Input)
25
ns
tWBL
Period of BCLK Low
Measured from VIL to VIL (Input)
25
ns
tRB
Rise Time of BCLK
Measured from VIL to VIH (Input)
15
ns
tFB
Fall Time of BCLK
Measured from VIH to VIL (Input)
15
ns
tSFB
Setup Time FS High
DSI or GCI Slave Only
50
ns
to BCLK Low
tHBF
Hold Time BCLK Low
DSI or GCI Slave Only
25
ns
to FS High or Low
tDBF
Delay Time BCLK High
DSI or GCI Master Only
50
ns
to FSa and FSb Transitions
tDBD
Delay Time BCLK High
All Modes
80
ns
to Data Valid
Load e 150 pF Plus 2 LSTTL Loads
tDBZ
Delay Time BCLK High
All Modes
55
ns
to Br Dr Disabled
tDBT
Delay Time BCLK High to
Load e 100 pF Plus 2 LSTTL Loads
TSr Low if FS High or
55
ns
FS High to TSr Low if
BCLK High
tZBT
TRI-STATE Time BCLK
55
ns
Low to TSr High
tDFD
Delay Time FS
Load e 150 pF Plus 2 LSTTL Loads
High to Data Valid
Applies if FS Rises Later than
80
ns
BCLK Rising Edge in Non-Delayed Data
Mode Only
tSDB
Setup Time Data
All Modes
0ns
Valid to BCLK Low
tHBD
Hold Time BCLK
All Modes
25
ns
Low to Data Invalid
27



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com