| Electronic Components Datasheet Search |
|
MAX16807AUI Datasheet(PDF) 16 Page - Maxim Integrated Products |
|
|
|||||||||||||||||||||||||||||
MAX16807AUI Datasheet(HTML) 16 Page - Maxim Integrated Products |
|
16 / 21 page ![]() Integrated 8-Channel LED Drivers with Switch-Mode Boost and SEPIC Controller 16 ______________________________________________________________________________________ LED Driver 4-Wire Interface The MAX16807/MAX16808 also operate in a stand- alone mode (see the Typical Operating Circuits). For use with a microcontroller, the MAX16807/MAX16808 feature a 4-wire serial interface using DIN, CLK, LE, OE inputs and DOUT as a data output. This interface is used to write the LED channels’ data to the MAX16807/ MAX16808. The serial-interface data word length is 8 bits, D0–D7. See Figure 3. The functions of the five interface pins are as follows: DIN is the serial-data input, and must be stable when it is sampled on the rising edge of CLK. Data is shifted in MSB first. This means that data bit D7 is clocked in first, followed by 7 more data bits, finishing with the LSB, D0. CLK is the serial-clock input that shifts data at DIN into the MAX16807/MAX16808’s 8-bit shift register on its ris- ing edge. LE is the latch enable input of the MAX16807/ MAX16808 that transfers data from the 8-bit shift regis- ter to its 8-bit output latch (transparent latch). The data is latched on the falling edge of LE (Figure 4). The fourth input (OE) provides output-enable control of the output drivers. When OE is driven high, the outputs (OUT0–OUT7) are forced to high impedance without altering the contents of the output latches. Driving OE low enables the outputs to follow the state of the output latches. OE is independent of the operation of the serial interface operation. Data can be shifted into the serial- interface shift register and latched, regardless of the state of OE. DOUT is the serial-data output that shifts data out from the MAX16807/MAX16808’s 8-bit shift register on the rising edge of CLK. Data at DIN propa- gates through the shift register and appears at DOUT eight clock cycles later. Table 1 shows the 4-wire seri- al-interface truth table. Table 1. 4-Wire Serial-Interface Truth Table CLOCK INPUT SHIFT REGISTER CONTENTS LOAD INPUT LATCH CONTENTS BLANKING INPUT OUTPUT CONTENTS CURRENT AT OUT_ SERIAL DATA INPUT DIN CLK D0 D1 D2 … Dn-1 Dn LE D0 D1 D2 … Dn-1 Dn OE D0 D1 D2 … Dn-1 Dn H H R0 R1 … Rn-2 Rn-1 L L R0 R1 … Rn-2 Rn-1 X R0 R1 R2 … Rn-1 Rn X X X … X X L R0 R1 R2 … Rn-1 Rn P0 P1 P2 … Pn-1 Pn H P0 P1 P2 … Pn-1 Pn L P0 P1 P2 … Pn-1 Pn XX X … X X H L L L … L L L = Low Logic Level H = High Logic Level X = Don’t Care P = Present State (Shift Register) R = Previous State (Latched) |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |