WM8950 datasheet(18/60 Pages) CIRRUS

18 / 60 page

WM8950

Rev 4.5

AGND

MBVSEL=0

MICBIAS

= 1.8 x VMID

= 0.9 x AVDD

VMID

internal

resistor

internal

resistor

MBVSEL=1

MICBIAS

= 1.5 x VMID

= 0.75 x AVDD

Figure 9 Microphone Bias Schematic

ANALOGUE TO DIGITAL CONVERTER (ADC)

The WM8950 uses a multi-bit, oversampled sigma-delta ADC channel. The use of multi-bit feedback

and high oversampling rates reduces the effects of jitter and high frequency noise. The ADC Full

Scale input level is proportional to AVDD. With a 3.3V supply voltage, the full scale level is 1.0Vrms.

Any voltage greater than -1dBfs may overload the ADC and cause distortion.

ADC DIGITAL FILTERS

The ADC filters perform true 24 bit signal processing to convert the raw multi-bit oversampled data

from the ADC to the correct sampling frequency to be output on the digital audio interface. The digital

filter path is illustrated in Figure 10 .

ADC

DIGITAL

DECIMATOR

DIGITAL

FILTERS

GAIN

5-BAND

EQUALISER

HIGH PASS

FILTER

IIR

FILTER

DIGITAL

AUDIO

INTERFACE

ADC DIGITAL FILTERS

Figure 10 ADC Digital Filter Path

The ADC is enabled by the ADCEN register bit.

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

Power

management 2

ADCEN

0 = ADC disabled

1 = ADC enabled

Table 8 ADC Enable

WM8950 Datasheet(PDF) 18 Page - Cirrus Logic

WM8950 Datasheet(HTML) 18 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Datasheet Download

Link URL