| Electronic Components Datasheet Search |
|
WM8950 Datasheet(PDF) 33 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
WM8950 Datasheet(HTML) 33 Page - Cirrus Logic |
|
33 / 60 page ![]() WM8950 Rev 4.5 33 Input Signal Output of PGA ALCLVL PGA Gain NGTH Figure 17 Noise Gate Operation GRAPHIC EQUALISER A 5-band graphic EQ is provided, which can be applied to the ADC data under control of the EQMODE register bit. REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION R18 EQ Control 1 8 EQMODE 1 0 = Equaliser applied to ADC data 1 = Equaliser bypassed Table 23 EQ Select The equaliser consists of low and high frequency shelving filters (Band 1 and 5) and three peak filters for the centre bands. Each has adjustable cut-off or centre frequency, and selectable boost (+/- 12dB in 1dB steps). The peak filters have selectable bandwidth. REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION R18 EQ Band 1 4:0 EQ1G 01100 (0dB) Band 1 Gain Control. See Table 29 for details. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |