LAN91C100FD datasheet(62/79 Pages) SMSC

62 / 79 page

FEAST Fast Ethernet Controller with Full Duplex Capability

Rev. 10/14/2002

Page 62

SMSC DS – LAN91C100FD Rev. D

PRELIMINARY

EISA BUS

SIGNAL

LAN91C100FD

SIGNAL

NOTES

nEX32

nNOWS

(optional

additional logic)

nLDEV

nLDEV is a totem pole output. nLDEV is active on valid

decodes of LAN91C100FD pins A15-A4, and AEN=0.

nNOWS is similar to nLDEV except that it should go inactive

on nSTART rising. nNOWS can be used to request

compressed cycles (1.5 BCLK long, nRD/nWR will be 1/2

BCLK wide).

THE FOLLOWING SIGNALS SUPPORT SLAVE DMA TYPE "C" BURST CYCLES

BCLK

LCLK

EISA Bus Clock. Data transfer clock for DMA bursts.

nDAK<n>

nDATACS

DMA Acknowledge. Active during Slave DMA cycles. Used

by the LAN91C100FD as nDATACS direct access to data

path.

nIORC

W/nR

Indicates the direction and timing of the DMA cycles. High

during LAN91C100FD writes, low during LAN91C100FD

reads.

nIOWC

nCYCLE

Indicates slave DMA writes.

nEXRDY

nRDYRTN

EISA bus signal indicating whether a slave DMA cycle will

take place on the next BCLK rising edge, or should be

postponed. nRDYRTN is used as an input in the slave DMA

mode to bring in EXRDY.

UNUSED PINS

VCC

nVLBUS

GND

LAN91C100FD Datasheet(PDF) 62 Page - SMSC Corporation

LAN91C100FD Datasheet(HTML) 62 Page - SMSC Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79

Datasheet Download

Link URL