| Electronic Components Datasheet Search |
|
AD4007 Datasheet(PDF) 33 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD4007 Datasheet(HTML) 33 Page - Analog Devices |
|
33 / 38 page ![]() Data Sheet AD4003/AD4007/AD4011 Rev. B | Page 33 of 38 CS MODE, 4-WIRE WITHOUT BUSY INDICATOR This mode is typically used when multiple AD4003/AD4007/ AD4011 devices are connected to an SPI-compatible digital host. A connection diagram example using two AD4003/AD4007/ AD4011 devices is shown in Figure 61, and the corresponding timing diagram is shown in Figure 62. With SDI high, a rising edge on CNV initiates a conversion, selects the CS mode, and forces SDO to high impedance. In this mode, CNV must be held high during the conversion phase and the subsequent data readback. If SDI and CNV are low, SDO is driven low. Prior to the minimum conversion time, SDI can select other SPI devices, such as analog multiplexers; however, SDI must be returned high before the minimum conversion time elapses and then held high for the maximum possible conversion time to avoid the generation of the busy signal indicator. When the conversion is complete, the AD4003/AD4007/ AD4011 enter the acquisition phase and power down. Each ADC result can be read by bringing its SDI input low, which consequently outputs the MSB onto SDO. The remaining data bits are then clocked by subsequent SCK falling edges. The data is valid on both SCK edges. Although the rising edge can capture the data, a digital host using the SCK falling edge allows a faster reading rate, provided it has an acceptable hold time. After the 18th SCK falling edge or when SDI goes high (whichever occurs first), SDO returns to high impedance and another AD4003/AD4007/AD4011 can be read. DEVICE A CONVERT DATA IN CLK DIGITAL HOST CS1 CS2 SDI SDO CNV SCK AD4003/AD4007/ AD4011 AD4003/AD4007/ AD4011 DEVICE B SDI SDO CNV SCK Figure 61. CS Mode, 4-Wire Without Busy Indicator Connection Diagram SDO D17 D16 D15 D1 D0 tDIS SCK 12 3 34 35 36 tHSDO tDSDO tEN CONVERSION ACQUISITION tCONV CYC tACQ ACQUISITION SDI (CS1) CNV tSSDICNV tHSDICNV D1 16 17 tSCK tSCKL tSCKH D0 D17 D16 19 20 18 SDI (CS2) tQUIET2 Figure 62. CS Mode, 4-Wire Without Busy Indicator Serial Interface Timing Diagram |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |