Electronic Components Datasheet Search
  English  ▼

X  

MT9V403 Datasheet(PDF) 9 Page - Micron Technology

Part # MT9V403
Description  1/2-INCH VGA (WITH FREEZE-FRAME) CMOS ACTIVE-PIXEL DIGITAL IMAGE SENSOR
PDF  33 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICRON [Micron Technology]
Direct Link  http://www.micron.com
Logo MICRON - Micron Technology

MT9V403 Datasheet(HTML) 9 Page - Micron Technology

Back Button MT9V403 Datasheet HTML 5Page - Micron Technology MT9V403 Datasheet HTML 6Page - Micron Technology MT9V403 Datasheet HTML 7Page - Micron Technology MT9V403 Datasheet HTML 8Page - Micron Technology MT9V403 Datasheet HTML 9Page - Micron Technology MT9V403 Datasheet HTML 10Page - Micron Technology MT9V403 Datasheet HTML 11Page - Micron Technology MT9V403 Datasheet HTML 12Page - Micron Technology MT9V403 Datasheet HTML 13Page - Micron Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 33 page
background image
1/2-INCH VGA (WITH FREEZE-FRAME) CMOS
ACTIVE-PIXEL DIGITAL IMAGE SENSOR
09005aef80c07280
Micron Technology, Inc., reserves the right to change products or specifications without notice.
MT9V403_DS.fm - Rev. B 1/04 EN
9
©2004 Micron Technology. Inc.
Figure 12: Slave Mode Block Diagram
Simultaneous Slave Mode
There are two possible operation methods for slave
mode: simultaneous slave and sequential slave mode.
The method of operation selected is determined by the
means in which the user supplies the control signals.
In simultaneous slave mode the exposure period
occurs during readout. The row and frame synchroni-
zation waveforms are shown in Figures 13 and 14,
respectively. This is the fastest mode of operation since
the exposure and readout are happening in parallel
rather than sequentially. The PG_N, TX_N, and RES-
MEM pulses should have a minimum duration of 338
clock cycles and be applied between the 100th and
600th clocks of a given row.
Row Counter
(1 to 502 MAX)
Row Sequencer
(1 to 671)
Column Counter
(1 to 667 MAX)
Two-Wire
Serial
Interface
TX_N
RESMEM
PG_N
FRAME_SYNC_N
ROW_STRT
CLEAR
CLEAR
CLEAR
Reg14
LD_SHFT_N
SYSCLK
Output(9:0)
667 x a10
Output SRAM (x2)
Row Driver
Pixel Array
Column
Processing
Circuitry
(PGA, ADC)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com