MT9V403 datasheet(16/33 Pages) MICRON

16 / 33 page

1/2-INCH VGA (WITH FREEZE-FRAME) CMOS

ACTIVE-PIXEL DIGITAL IMAGE SENSOR

09005aef80c07280

Micron Technology, Inc., reserves the right to change products or specifications without notice.

MT9V403_DS.fm - Rev. B 1/04 EN

W/R

Reg17

VLN2 bias control.

Bit 7 = 1 disable internal bias.

Bit 0 = 1 high bias.

Bit 1 = 1 low bias.

Bits 3–15 not used, set to 0.

0000000000000000

00010001

W/R

Reg18

VLN_OUT bias control.

Bit 7 = 1disable internal bias.

Bit 0 = 1 high bias.

Bit 1 = 1 low bias.

Bits 3–6, 8–15 not used, set to 0.

0000000000000000

00010010

W/R

Reg19

VLN1 bias control.

Bit 7 = disable internal bias.

Bit 0 = 1 high bias.

Bit 1 = 1 low bias.

Bits 3–6, 8–15 not used, set to 0.

0000000000000000

00010011

W/R

Reg20

VLP bias control.

Bit 7 = 1 disable internal control.

Bit 0 = 1 high bias.

Bit 1 = 1 low bias.

Bits 3–6, 8–15 not used, set to 0.

0000000000000000

00010100

W/R

Reg21

VREF bias control.

Bit 0-3 = bias value.

Bit 7 = 1 disable internal bias.

Bits 4–6, 8–15 not used, set to 0.

0000000000001010

00010101

W/R

Reg22

VREF2 bias control.

Bit 0-3 bias value.

Bit 7= 1 disable internal bias.

Bits 4–6, 8–15 not used, set to 0.

0000000000001010

00010110

W/R

Reg23

VOFF bias control.

Bit 0-3 bias value.

Bit 6 = 1 sign of offset is negative.

Bit 7 = 1 disable internal bias.

Bits 4–5, 8–15 not used, set to 0.

0000000000000000

00010111

W/R

Reg29

VLN2 bias booster.

Bit 3 = 1 high bias.

0000000000000000

00011101

W/R

Reg43

Blue gain settings.

Default gain is 2.

Gain settings range is from 1 (00000001) to 18

(00010010).

********00000010

00101011

W/R

Reg44

Green 1 gain settings. Default gain is 2.

Gain settings range is from 1 (00000001) to 18

(00010010).

********00000010

00101100

W/R

Reg45

Green 2 gain settings. Default gain is 2.

Gain settings range is from 1 (00000001) to 18

(00010010).

********00000010

00101101

W/R

Reg46

Red gain settings. Default gain is 2.

Gain settings range is from 1 (00000001) to 18

(00010010).

********00000010

00101110

W/R

Reg53

Global gain control.

Bit 0 = 1 gain is multiplied by factor of 0.5

*********0000000

00110101

Table 4:

Complete Register Description (continued)

READ/

WRITE

CONTROL

NAME

FUNCTION

DEFAULT CONTENTS

ADDRESS

MT9V403 Datasheet(PDF) 16 Page - Micron Technology

MT9V403 Datasheet(HTML) 16 Page - Micron Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33

Datasheet Download

Link URL