Electronic Components Datasheet Search
  English  ▼

X  

AD7192 Datasheet(PDF) 7 Page - Analog Devices

Part # AD7192
Description  Sigma-Delta ADC with PGA
PDF  41 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD7192 Datasheet(HTML) 7 Page - Analog Devices

Back Button AD7192 Datasheet HTML 3Page - Analog Devices AD7192 Datasheet HTML 4Page - Analog Devices AD7192 Datasheet HTML 5Page - Analog Devices AD7192 Datasheet HTML 6Page - Analog Devices AD7192 Datasheet HTML 7Page - Analog Devices AD7192 Datasheet HTML 8Page - Analog Devices AD7192 Datasheet HTML 9Page - Analog Devices AD7192 Datasheet HTML 10Page - Analog Devices AD7192 Datasheet HTML 11Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 41 page
background image
AD7192
Rev. A | Page 6 of 40
Parameter
AD7192B
Unit
Test Conditions/Comments1
SYSTEM CALIBRATION2
Full-Scale Calibration Limit
1.05 × FS
V max
Zero-Scale Calibration Limit
−1.05 × FS
V min
Input Span
0.8 × FS
V min
2.1 × FS
V max
POWER REQUIREMENTS7
Power Supply Voltage
AVDD − AGND
3/5.25
V min/max
DVDD − DGND
2.7/5.25
V min/max
Power Supply Currents
AIDD Current
0.6
mA max
0.53 mA typical, gain = 1, buffer off.
0.85
mA max
0.75 mA typical, gain = 1, buffer on.
3.2
mA max
2.5 mA typical, gain = 8, buffer off.
3.6
mA max
3 mA typical, gain = 8, buffer on.
4.5
mA max
3.5 mA typical, gain = 16 to 128, buffer off.
5
mA max
4 mA typical, gain = 16 to 128, buffer on.
DIDD Current
0.4
mA max
0.35 mA typical, DVDD = 3 V.
0.6
mA max
0.5 mA typical, DVDD = 5 V.
1.5
mA typ
External crystal used.
IDD (Power-Down Mode)
3
μA max
1 Temperature range: −40°C to +105°C.
2 Specification is not production tested but is supported by characterization data at initial product release.
3 FS is the decimal equivalent of Bit FS9 to Bit FS0 in the mode register.
4 Following a system or internal zero-scale calibration, the offset error is in the order of the noise for the programmed gain and output data rate selected. A system full-
scale calibration reduces the gain error to the order of the noise for the programmed gain and output data rate.
5 The analog inputs are configured for differential mode.
6 REJ60 is a bit in the mode register. When the output data rate is set to 50 Hz, setting REJ60 to 1 places a notch at 60 Hz, allowing simultaneous 50 Hz/60 Hz rejection.
7 Digital inputs equal to DVDD or DGND.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com