MRF89XA datasheet(73/140 Pages) MICROCHIP

73 / 140 page

 2010-2017 Microchip Technology Inc.

Preliminary

DS70000622D-page 73

MRF89XA

3.8

Data Processing

3.8.1

DATA PROCESSING BLOCK

The MRF89XA data processing blocks are as

illustrated in the Figure 3-16. The role of the data

processing block is to interface the data to/from the

modulator/demodulator and the host microcontroller

access points (SPI, Interrupts (IRQ0 and IRQ1), DATA

pins). It also controls all the configuration registers.

The circuit contains several control blocks, which are

described in the following paragraphs.

The MRF89XA implements several data operation

modes, each with their own data path through the data

processing section. Depending on the data operation

mode selected, some control blocks are active while

others remain disabled.

3.8.2

DATA OPERATION MODES

The MRF89XA has three different data operation

modes that can be selected by the user or programmer:

• Continuous mode: Each bit transmitted or

received is accessed in real time at the DATA pin.

This mode may be used if adequate external sig-

nal processing is available.

• Buffered mode: Each byte transmitted or received

is stored in a FIFO and accessed through the SPI

bus. The host microcontroller processing over-

head reduced significantly compared to Continu-

ous mode operation. The packet length is

unlimited.

• Packet mode (recommended): User only pro-

vides/retrieves payload bytes to/from the FIFO.

The packet is automatically built with preamble,

Sync Word, and optional CRC, DC-free encoding,

and the reverse operation is performed in recep-

tion. The host microcontroller processing over-

head is further reduced compared to Buffered

mode. The maximum payload length is limited to

the maximum FIFO limit of 64 bytes.

FIGURE 3-16:

MRF89XA DATA PROCESSING BLOCK DIAGRAM

TABLE 3-4:

DATA OPERATION MODE SELECTION

Data Operation Mode

DMODE1

DMODE0

Continuous

FTXRXIREG

Buffered

FTXRXIREG

Packet

FTXRXIREG

Control

DATA

CONFIG

SPI

Packet

Handler

SYNC

Recognition

DATA

IRQ0

IRQ1

SDO

SDI

SCK

CSDAT

TX/RX

Data

MRF89XA

FIFO

(+SR)

MRF89XA Datasheet(PDF) 73 Page - Microchip Technology

MRF89XA Datasheet(HTML) 73 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL