DAC5574 datasheet(13/30 Pages) TI

13 / 30 page

www.ti.com

DAC5574 I

2C Update Sequence

Address Byte

Broadcast Address Byte

DAC5574

SLAS407 – DECEMBER 2003

The DAC5574 requires a start condition, a valid I

2C address, a control byte, an MSB byte, and an LSB byte for a

single update. After the receipt of each byte, DAC5574 acknowledges by pulling the SDA line low during the high

period of a single clock pulse. A valid I

2C address selects the DAC5574. The control byte sets the operational

mode of the selected DAC5574. Once the operational mode is selected by the control byte, DAC5574 expects an

MSB byte followed by an LSB byte for data update to occur. DAC5574 performs an update on the falling edge of

the acknowledge signal that follows the LSB byte.

Control byte needs not to be resent until a change in operational mode is required. The bits of the control byte

continuously determine the type of update performed. Thus, for the first update, DAC5574 requires a start

condition, a valid I

2C address, a control byte, an MSB byte and an LSB byte. For all consecutive updates,

DAC5574 needs an MSB byte and an LSB byte as long as the control command remains the same.

Using the I

2C high-speed mode (f

scl= 3.4 MHz), the clock running at 3.4 MHz, each 8-bit DAC update other than

the first update can be done within 18 clock cycles (MSB byte, acknowledge signal, LSB byte, acknowledge

signal), at 188.88 KSPS. Using the fast mode (fscl= 400 kHz), clock running at 400 kHz, maximum DAC update

rate is limited to 22.22 KSPS. Once a stop condition is received DAC5574 releases the I

2C bus and awaits a new

start condition.

MSB

LSB

R/W

The address byte is the first byte received following the START condition from the master device. The first five

bits (MSBs) of the address are factory preset to 10011. The next two bits of the address are the device select

bits A1 and A0. The A1, A0 address inputs can be connected to VDD or digital GND, or can be actively driven by

TTL/CMOS logic levels. The device address is set by the state of these pins during the power-up sequence of

the DAC5574. Up to 4 devices (DAC5574) can still be connected to the same I

2C-Bus.

MSB

LSB

Broadcast addressing is also supported by DAC5574. Broadcast addressing can be used for synchronously

updating or powering down multiple DAC5574 devices. DAC5574 is designed to work with other members of the

DAC857x and DAC757x families to support multichannel synchronous update. Using the broadcast address,

DAC5574 responds regardless of the states of the address pins. Broadcast is supported only in write mode

(Master writes to DAC5574).

DAC5574 Datasheet(PDF) 13 Page - Texas Instruments

DAC5574 Datasheet(HTML) 13 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30

Datasheet Download

Link URL