80386EX datasheet(32/56 Pages) INTEL

32 / 56 page

Intel386™ EX Embedded Microprocessor

Datasheet

Table 11. 5-Volt AC Characteristics (Sheet 1 of 5)

Symbol

Parameter

33 MHz

25 MHz

Test Condition

Min.

(ns)

Max.

(ns)

Min.

(ns)

Max.

(ns)

Operating Frequency

one-half CLK2 frequency

in MHz (1)

CLK2 Period

t2a

CLK2 High Time

6.25

(2)

t2b

CLK2 High Time

(2)

t3a

CLK2 Low Time

6.25

(2)

t3b

CLK2 Low Time

4.5

(2)

CLK2 Fall Time

(2)

CLK2 Rise Time

(2)

A25:1 Valid Delay

L = 50 pF

A25:1 Float Delay

(3)

BHE#, BLE#, LOCK# Valid Delay

L = 50 pF

t8a

SMIACT# Valid Delay

CL = 50 pF

BHE#, BLE#, LOCK# Float Delay

(3)

t10

M/IO#, D/C#, W/R#, ADS#,

REFRESH# Valid Delay

421

CL = 50 pF

t10a

RD#, WR# Valid Delay

t10b

WR# Valid Delay for the rising

edge with respect to phase two

(external late READY#)

(6)

t11

M/IO#, D/C#, W/R#, REFRESH#,

ADS# Float Delay

(3)

t12

D15:0 Write Data Valid Delay

CL = 50 pF

t13

D15:0 Write Data Float delay

(3)

t14

HLDA Valid Delay

CL = 50 pF

t15

NA# Setup Time

t16

NA# Hold Time

t19

READY# Setup Time

t19a

BS8# Setup Time

NOTE:

1. Tested at maximum operating frequency and guaranteed by design characterization at lower operating

frequencies.

2. These are not tested. They are guaranteed by characterization.

3. Float condition occurs when maximum output current becomes less than I

LO in magnitude. Float delay is not

fully tested.

4. These inputs may be asynchronous to CLK2. The setup and hold specifications are given to ensure recognition

within a specific CLK2 period.

5. These specifications are for information only and are not tested. They are intended to assist the designer in

selecting memory speeds. For each wait state in the design add two CLK2 cycles to the specification.

6. This specification assumes that READY# goes active after the rising edge of phase 2, so that WR# goes

inactive as a result of READY# falling.

7. This specification assumes that READY# goes active before the rising edge of phase 2, so that WR# goes

inactive as a result of phase 2 rising.

8. This specification applies if READY# is generated internally.

80386EX Datasheet(PDF) 32 Page - Intel Corporation

80386EX Datasheet(HTML) 32 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

Datasheet Download

Link URL