Electronic Components Datasheet Search
  English  ▼

X  

LTM4645 Datasheet(PDF) 27 Page - Linear Technology

Part # LTM4645
Description  Dual 10A or Single 20A 關Module Regulator
PDF  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LINER [Linear Technology]
Direct Link  http://www.linear.com
Logo LINER - Linear Technology

LTM4645 Datasheet(HTML) 27 Page - Linear Technology

Back Button LTM4645 Datasheet HTML 23Page - Linear Technology LTM4645 Datasheet HTML 24Page - Linear Technology LTM4645 Datasheet HTML 25Page - Linear Technology LTM4645 Datasheet HTML 26Page - Linear Technology LTM4645 Datasheet HTML 27Page - Linear Technology LTM4645 Datasheet HTML 28Page - Linear Technology LTM4645 Datasheet HTML 29Page - Linear Technology LTM4645 Datasheet HTML 30Page - Linear Technology LTM4645 Datasheet HTML 31Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 34 page
background image
LTM4646
27
4646f
For more information www.linear.com/LTM4646
the above ambient temperature multiplicative factors. The
printed circuit board is a 1.6mm thick four layer board
with two ounce copper for the two outer layers and one
ounce copper for the two inner layers.
Use a separated SGND ground copper area for compo-
nents connected to signal pins. Connect the SGND to GND
underneath the unit.
• For parallel modules, tie the VOUT, VFB, and COMP
pins together. Use an internal layer to closely connect
these pins together. The TRACK/SS pin can be tied a
common capacitor for regulator soft-start.
• Bring out test points on the signal pins for monitoring.
Figures 17a and 17b give a good example of the recom-
mended layout.
Layout Checklist/Example
The high integration of LTM4646 makes the PCB board
layout very simple and easy. However, to optimize its
electrical and thermal performance, some layout consid-
erations are still necessary.
• Use large PCB copper areas for high current paths,
including VIN, GND, VOUT1 and VOUT2. It helps to mini-
mize the PCB conduction loss and thermal stress.
• Place high frequency ceramic input and output capac-
itors next to the VIN, GND and VOUT pins to minimize
high frequency noise.
• Place a dedicated power ground layer underneath the
unit.
• To minimize the via conduction loss and reduce mod-
ule thermal stress, use multiple vias for interconnec-
tion between top layer and other power layers.
• Do not put vias directly on the pads, unless they are
capped or plated over.
APPLICATIONS INFORMATION
Figure 17. Recommended PCB Layout
GND
GND
VOUT2
GND
GND
VOUT1
VIN2
VIN2
(a)
TOP LAYER
15mm x 11.25mm x 5.01mm
4646 F17a
GND
GND
VOUT2
GND
GND
VOUT1
VIN2
VIN2
(b)
BOTTOM LAYER
15mm x 11.25mm x 5.01mm
4646 F17b



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com