X9521 datasheet(13/24 Pages) RENESAS

13 / 24 page

X9521

FN8207 Rev 2.00

Page 13 of 24

September 21, 2010

If the user attempts to perform a write operation on a pro-

tected region of EEPROM memory, the operation is

aborted without changing any data in the array.

When the Block Lock bits of the CONSTAT register are set

to something other than BL1 = 0 and BL0 = 0, then the

“wiper position” of the DCPs cannot be changed - i.e. DCP

write operations cannot be conducted:

The factory default setting for these bits are BL1 = 0,

BL0 = 0.

IMPORTANT NOTE: If the Write Protect (WP) pin of the

X9521 is active (HIGH), then all nonvolatile write opera-

tions to both the EEPROM memory and DCPs are inhib-

ited, irrespective of the Block Lock bit settings (See "WP:

Write Protection Pin").

CONSTAT Register Write Operation

The CONSTAT register is accessed using the Slave

Address set to 1010010 (Refer to Figure 4.). Following the

Slave Address Byte, access to the CONSTAT register

requires an Address Byte which must be set to FFh. Only

one data byte is allowed to be written for each CONSTAT

after sending this byte to the register, to initiate the nonvol-

atile cycle that stores the BP1and BP0 bits. The X9521 will

not ACKNOWLEDGE any data bytes written after the first

byte is entered (Refer to Figure 18.).

When writing to the CONSTAT register, the bits CS7-CS5

and CS0 must all be set to “0”. Writing any other bit

sequence to bits CS7-CS5 and CS0 of the CONSTAT reg-

ister is reserved.

Prior to writing to the CONSTAT register, the WEL and

RWEL bits must be set using a two step process, with the

whole sequence requiring 3 steps

—Write a 02H to the CONSTAT Register to set the Write

Enable Latch (WEL). This is a volatile operation, so there

is no delay after the write. (Operation preceded by a

START and ended with a STOP).

—Write a 06H to the CONSTAT Register to set the Regis-

ter Write Enable Latch (RWEL) AND the WEL bit. This is

also a volatile cycle. The zeros in the data byte are

required. (Operation preceded by a START and ended

with a STOP).

—Write a one byte value to the CONSTAT Register that

has all the bits set to the desired state. The CONSTAT

st are the Block Lock Protection (BL1 and BL0) bits. This

operation is proceeded by a START and ended with a

STOP bit. Since this is a nonvolatile write cycle, it will typ-

ically take 5ms to complete. The RWEL bit is reset by

this cycle and the sequence must be repeated to change

the nonvolatile bits again. If bit 2 is set to ‘1’ in this third

step (000s t110) then the RWEL bit is set, but the BL1

and BL0 bits remain unchanged. Writing a second byte

to the control register is not allowed. Doing so aborts the

write operation and the X9521 does not return an

ACKNOWLEDGE.

BL1

BL0

DCP Write Operation Permissible

YES (Default)

010

R/W A

SCL

SDA

CS7 CS6 CS5 CS4 CS3 CS2 CS1 CS0

SLAVE ADDRESS BYTE

ADDRESS BYTE

CONSTAT REGISTER DATA IN

Figure 18. CONSTAT Register Write Command Sequence

X9521 Datasheet(PDF) 13 Page - Renesas Technology Corp

X9521 Datasheet(HTML) 13 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

Datasheet Download

Link URL