LPC83X datasheet(5/78 Pages) NXP

5 / 78 page

LPC83x

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1.2 — 4 April 2018

5 of 78

NXP Semiconductors

LPC83x

32-bit ARM Cortex-M0+ microcontroller

6. Block diagram

Gray-shaded blocks show peripherals that can provide hardware triggers or fixed DMA requests for DMA transfers.

Fig 3.

LPC83x block diagram

SRAM

4 KB

ARM

CORTEX-M0+

TEST/DEBUG

INTERFACE

FLASH

16/32 KB

HIGH-SPEED

GPIO

AHB TO APB

BRIDGE

CLOCK

GENERATION,

POWER CONTROL,

SYSTEM

FUNCTIONS

RESET, CLKIN

clocks and

controls

LPC83x

aaa-024127

slave

ROM

slave

CRC

slave

master

PIN INTERRUPTS/

PATTERN MATCH

AHB-LITE BUS

IRC

WDOsc

BOD

POR

SPI0/1

USART0

SDA

SCL

SCT_PIN[3:0]

29 x

PIO0

29 x

WWDT

IOCON

PMU

SELF

WAKE-UP TIMER

MULTI-RATE TIMER

I2 C0

SCTIMER/

PWM

SWITCH

MATRIX

SCT_OUT[6:0]

XTALIN

XTALOUT

SYSCON

RXD, CTS

TXD, RTS

ADC

ADC_[11:0]

SCK, SSEL

MISO, MOSI

ALWAYS-ON POWER DOMAIN

XTAL

SCLK

CLKOUT

SWCLK, SWD

DMA

LPC83X Datasheet(PDF) 5 Page - NXP Semiconductors

LPC83X Datasheet(HTML) 5 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78

Datasheet Download

Link URL