| Electronic Components Datasheet Search |
|
DS2174 Datasheet(PDF) 22 Page - Maxim Integrated Products |
|
|
|||||||||||||||||||||||||||||
DS2174 Datasheet(HTML) 22 Page - Maxim Integrated Products |
|
22 / 24 page ![]() DS2174 22 of 24 6.2 Data Interface Figure 6-3. TRANSMIT INTERFACE TIMING Table 6 -3. TRANSMIT DATA TIMING (0 °C to +70°C for DS2174Q; V DD = 3.0V to 3.6V; -40°C to +85°C for DS2174QN; VDD = 3.0V to 3.6V) PARAMETER SYMBOL MIN TYP MAX UNITS NOTES TCLK Clock Period (Nibble/Byte Mode) tCYC 12.5 ns TCLK High Time (Nibble/Byte Mode) tPWH 5.0 ½ tCYC ns TCLK Low Time (Nibble/Byte Mode) tPWL 5.0 ½ tCYC ns TCLK Clock Period (Bit Mode) tCYC 6.45 ns TCLK High Time (Bit Mode) tPWH 2.0 ½ tCYC ns 3 TCLK Low Time (Bit Mode) tPWL 2.0 ½ tCYC ns 3 TCLK_EN Setup Time Before TCLK ↑ tSU 2.5 ns TCLK_EN Hold Time After TCLK ↑ tH 2.5 ns TCLKO Output Delay After TCLK ↑ tOD 6.0 ns 1 TCLKO High Time (Nibble/Byte Mode) tPWH(1) 5.0 ns 1 TCLKO High Time (Bit Mode) tPWH(1) 2.0 ns 1 TDAT Output Delay After TCLKO ↓ tOD(1) 5.0 ns 1, 2 NOTES: 1) 20pF load. 2) TDAT follows falling edge of TCLKO if CR4.5 = 0, rising edge if CR4.5 = 1. 3) Guaranteed by design. TCLK TDAT TCLKO TCLK_EN t CYC t PWH t PWL t H t SU t PWH(1) t OD t OD(1) GAPPED CLOCK GAPPED CLOCK DATA OUT |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |