TLV75801PDRVT datasheet(9/22 Pages) TI1

9 / 22 page

OUT

GND

N/C

TLV758P

VOUT

VIN

CIN

COUT

VEN

TLV758P

www.ti.com

SBVS351 – APRIL 2018

Product Folder Links: TLV758P

Submit Documentation Feedback

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component

specification, and TI does not warrant its accuracy or completeness. TI’s customers are

responsible for determining suitability of components for their purposes. Customers should

validate and test their design implementation to confirm system functionality.

8.1 Application Information

8.1.1 Adjustable Output

Figure 1 shows that the output voltage of the TLV758P can be adjusted from 0.55 V to 5.5 V by using a resistor

divider network.

Figure 1. Adjustable Operation

Use Equation 2 to calculate R1 and R2 for any output voltage range.

R1 = R2 (VOUT / VFB – 1)

where

•

VFB = 0.55 V

(2)

8.1.2 Input and Output Capacitor Selection

The TLV758P requires an output capacitor of 1 µF or larger for stability. Use X5R- and X7R-type ceramic

capacitors because these capacitors have minimal variation in value and equivalent series resistance (ESR) over

temperature. When choosing a capacitor for a specific application be sure to look at the dc bias characteristics

for the capacitor. Higher output voltages cause a significant derating of the capacitor. For best performance, the

maximum recommended output capacitance is 100 µF.

To ensure stability, place a 1-µF capacitor on the input pin of the LDO as well. Some input supplies have a high

impedance, thus placing the input capacitor on the input supply helps reduce the input impedance. This capacitor

counteracts reactive input sources and improves transient response, input ripple, and PSRR. If the input supply

has a high impedance over a large range of frequencies, several input capacitors can be used in parallel to lower

the impedance over frequency. Use a higher-value capacitor if large, fast, rise-time load transients are

anticipated, or if the device is located several inches from the input power source.

8.1.3 Dropout Voltage

The TLV758P uses a PMOS pass transistor to achieve low dropout. When (VIN – VOUT) is less than the dropout

voltage (VDO), the PMOS pass device is in the linear region of operation and the input-to-output resistance is the

RDS(ON) of the PMOS pass element. VDO scales approximately with output current because the PMOS device

behaves like a resistor in dropout mode. As with any linear regulator, PSRR and transient response degrade as

(VIN – VOUT) approaches dropout operation.

TLV75801PDRVT Datasheet(PDF) 9 Page - Texas Instruments

TLV75801PDRVT Datasheet(HTML) 9 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22

Datasheet Download

Link URL