Electronic Components Datasheet Search
  English  ▼

X  

AT2004 Datasheet(PDF) 6 Page - List of Unclassifed Manufacturers

Part # AT2004
Description  4 Channels ADPCM Processor with Echo Cancellation and Conferencing
PDF  25 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC1 [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC1 - List of Unclassifed Manufacturers

AT2004 Datasheet(HTML) 6 Page - List of Unclassifed Manufacturers

Back Button AT2004 Datasheet HTML 2Page - List of Unclassifed Manufacturers AT2004 Datasheet HTML 3Page - List of Unclassifed Manufacturers AT2004 Datasheet HTML 4Page - List of Unclassifed Manufacturers AT2004 Datasheet HTML 5Page - List of Unclassifed Manufacturers AT2004 Datasheet HTML 6Page - List of Unclassifed Manufacturers AT2004 Datasheet HTML 7Page - List of Unclassifed Manufacturers AT2004 Datasheet HTML 8Page - List of Unclassifed Manufacturers AT2004 Datasheet HTML 9Page - List of Unclassifed Manufacturers AT2004 Datasheet HTML 10Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 25 page
background image
AT2004
4 Channels ADPCM Processor with Echo Cancellation and Conferencing
Page 6 of 25
©2001 Atelic System, Inc
Power
The AT2004 is powered by a 3.3 V source and draws 100 mA at full operation and < 1 mA in powerdown mode.
Initialization
There are two different classes of resets available on the AT2004 chip. For the default reset, hold the RSTZ pin low for 50 ms. This reset
will bring the chip to a functioning default state. In the default state, the following parameters are set:
1.
Pins FSY, CLKP, CLKA default to input (chip will receive these signals from external source)
2.
4 channels of 32k
µ-law ADPCM decoder running on channels 0-3
3.
4 channels of 32k
µ -law ADPCM encoder running on channels 4-7
4.
4 echo canceling-pairs defined as follows:
a.
Channel 0 as reference for channel 4
b.
Channel 1 as reference for channel 5
c.
Channel 2 as reference for channel 6
d.
Channel 3 as reference for channel 7
5.
No Conferencing is selected
A second type of reset involving the use of the 3-wire serial interface can also be used direct the pin I/O configurations of FSY, CLKP,
and CLKA during reset.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com