Electronic Components Datasheet Search
  English  ▼

X  

LAN9117 Datasheet(PDF) 79 Page - SMSC Corporation

Part # LAN9117
Description  HIGH PERFORMANCE SINGLE-CHIP 10/100 NON-PCI ETHERNET CONTROLLER
PDF  131 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SMSC [SMSC Corporation]
Direct Link  http://www.smsc.com
Logo SMSC - SMSC Corporation

LAN9117 Datasheet(HTML) 79 Page - SMSC Corporation

Back Button LAN9117 Datasheet HTML 75Page - SMSC Corporation LAN9117 Datasheet HTML 76Page - SMSC Corporation LAN9117 Datasheet HTML 77Page - SMSC Corporation LAN9117 Datasheet HTML 78Page - SMSC Corporation LAN9117 Datasheet HTML 79Page - SMSC Corporation LAN9117 Datasheet HTML 80Page - SMSC Corporation LAN9117 Datasheet HTML 81Page - SMSC Corporation LAN9117 Datasheet HTML 82Page - SMSC Corporation LAN9117 Datasheet HTML 83Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 79 / 131 page
background image
High Performance Single-Chip 10/100 Non-PCI Ethernet Controller
Datasheet
SMSC LAN9117
79
Revision 1.1 (05-17-05)
DATASHEET
5.3.8
TX_CFG—Transmit Configuration Register
This register controls the transmit functions on the LAN9117 Ethernet Controller.
15
Force RX Discard (RX_DUMP). This self-clearing bit clears the RX data
and status FIFOs of all pending data. When a ‘1’ is written, the RX data
and status pointers are cleared to zero.
Note:
Please refer to section “Force Receiver Discard (Receiver
Dump)” on page 59 for a detailed description regarding the use
of RX_DUMP.
SC
0
14-13
Reserved
RO
-
12-8
RX Data Offset (RXDOFF). This field controls the offset value, in bytes,
that is added to the beginning of an RX data packet. The start of the valid
data will be shifted by the number of bytes specified in this field. An offset
of 0-31 bytes is a valid number of offset bytes.
Note:
The two LSBs of this field (D[9:8]) must not be modified while
the RX is running. The receiver must be halted, and all data
purged before these two bits can be modified. The upper three
bits (DWORD offset) may be modified while the receiver is
running. Modifications to the upper bits will take affect on the
next DWORD read.
R/W
00000
7-0
Reserved
RO
-
Table 5.2 RX Alignment Bit Definitions
[31]
[30]
End Alignment
0
0
4-byte alignment
0
1
16-byte alignment
1
0
32-byte alignment
11
Reserved
Offset:
70h
Size:
32 bits
BITS
DESCRIPTION
TYPE
DEFAULT
31-16
Reserved.
RO
-
15
Force TX Status Discard (TXS_DUMP). This self-clearing bit clears the TX
status FIFO of all pending status DWORD’s. When a ‘1’ is written, the TX
status pointers are cleared to zero.
SC
0
14
Force TX Data Discard (TXD_DUMP). This self-clearing bit clears the TX
data FIFO of all pending data. When a ‘1’ is written, the TX data pointers
are cleared to zero.
SC
0
13-3
Reserved
RO
-
BITS
DESCRIPTION
TYPE
DEFAULT



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com