Electronic Components Datasheet Search
  English  ▼

X  

PCI6621 Datasheet(PDF) 174 Page - Texas Instruments

Part # PCI6621
Description  DUAL/SINGLE SOCKET CARDBUS AND ULTRAMEDIA CONTROLLER
PDF  204 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

PCI6621 Datasheet(HTML) 174 Page - Texas Instruments

Back Button PCI6621 Datasheet HTML 170Page - Texas Instruments PCI6621 Datasheet HTML 171Page - Texas Instruments PCI6621 Datasheet HTML 172Page - Texas Instruments PCI6621 Datasheet HTML 173Page - Texas Instruments PCI6621 Datasheet HTML 174Page - Texas Instruments PCI6621 Datasheet HTML 175Page - Texas Instruments PCI6621 Datasheet HTML 176Page - Texas Instruments PCI6621 Datasheet HTML 177Page - Texas Instruments PCI6621 Datasheet HTML 178Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 174 / 204 page
background image
8−14
8.21 Power Management Data Register
The power management bridge support extension register provides extended power-management features not
applicable to the SD host controller; thus, it is read-only and returns 0 when read.
Bit
7
6
5
4
3
2
1
0
Name
Power management data
Type
R
R
R
R
R
R
R
R
Default
0
0
0
0
0
0
0
0
Register:
Power management data
Offset:
87h
Type:
Read-only
Default:
00h
8.22 General Control Register
The general control register provides miscellaneous PCI-related configuration. See Table 8−15 for a complete
description of the register contents.
Bit
7
6
5
4
3
2
1
0
Name
General control
Type
R
RW
RW
RW
RW
RW
RW
RW
Default
0
0
0
0
0
0
0
0
Register:
General control
Offset:
88h
Type:
Read/Write, Read-only
Default:
00h
Table 8−15. General Control Register
BIT
FIELD NAME
TYPE
DESCRIPTION
7
RSVD
R
Reserved. Bit 7 returns 0 when read.
6−5 ‡
INT_SEL
RW
Interrupt select. These bits are program the INTPIN register and set which interrupt output is used.
This field is ignored if one of the USE_INTx terminals is asserted.
00 = INTA
01 = INTB
10 = INTC
11 = INTD
4 ‡
D3_COLD
RW
D3cold PME support. This bit sets and clears the D3cold PME support bit in the power management
capabilities register.
3−1
RSVD
R
Reserved. Bits 3−1 return 0s when read.
0 ‡
DMA_EN
RW
DMA enable. This bit enables DMA functionality of the SD host controller core. When this bit is set,
the PGMIF field in the class code register returns 01h and the DMA_SUPPORT bit in the capabilities
register of each SD host socket is set. When this bit is 0, the PGMIF field returns 00h and the
DMA_SUPPORT bit of each SD host socket is 0.
‡ One or more bits in this register are cleared only by the assertion of GRST.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com