Electronic Components Datasheet Search
  English  ▼

X  

PCI6421 Datasheet(PDF) 170 Page - Texas Instruments

Part # PCI6421
Description  DUAL/SINGLE SOCKET CARDBUS AND ULTRAMEDIA CONTROLLER
PDF  204 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

PCI6421 Datasheet(HTML) 170 Page - Texas Instruments

Back Button PCI6421 Datasheet HTML 166Page - Texas Instruments PCI6421 Datasheet HTML 167Page - Texas Instruments PCI6421 Datasheet HTML 168Page - Texas Instruments PCI6421 Datasheet HTML 169Page - Texas Instruments PCI6421 Datasheet HTML 170Page - Texas Instruments PCI6421 Datasheet HTML 171Page - Texas Instruments PCI6421 Datasheet HTML 172Page - Texas Instruments PCI6421 Datasheet HTML 173Page - Texas Instruments PCI6421 Datasheet HTML 174Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 170 / 204 page
background image
8−10
8.15 Maximum Latency Register
The maximum latency register contains the maximum latency value for the SD host controller core.
Bit
7
6
5
4
3
2
1
0
Name
Maximum latency
Type
RU
RU
RU
RU
RU
RU
RU
RU
Default
0
0
0
0
0
1
0
0
Register:
Maximum latency
Offset:
3Fh
Type:
Read/Update
Default:
04h
Table 8−10. Maximum Latency Register Description
BIT
FIELD NAME
TYPE
DESCRIPTION
7−0
MAX_LAT
RU
Maximum latency. The contents of this field may be used by host BIOS to assign an arbitration priority level
to the SD host controller. The default for this register indicates that the SD host controller may need to
access the PCI bus as often as every 0.25
µs; thus, an extremely high priority level is requested. The
contents of this field may also be loaded through the serial EEPROM.
8.16 Slot Information Register
This read-only register contains information on the number of SD sockets implemented and the base address
Registers used.
Bit
7
6
5
4
3
2
1
0
Name
Slot information
Type
R
R
R
R
R
R
R
R
Default
0
X
X
X
0
0
0
0
Register:
Maximum latency
Offset:
40h
Type:
Read/Update
Default:
X0h
Table 8−11. Maximum Latency Register Description
BIT
FIELD NAME
TYPE
DESCRIPTION
7
RSVD
R
Reserved. This bit returns 0 when read.
6−4
NUMBER_SLOTS
R
Number of slots. This field indicates the number of SD sockets supported by the SD host controller.
Since the controller supports three SD sockets, this field returns 010 when read.
3
RSVD
R
Reserved. This bit returns 0 when read.
2−0
FIRST_BAR
R
First base address register number. This field is hardwired to 000b to indicate that the first BAR used
for the SD host standard registers is BAR0.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com