| Electronic Components Datasheet Search |
|
DLPC4422 Datasheet(PDF) 6 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
DLPC4422 Datasheet(HTML) 6 Page - Texas Instruments |
|
6 / 49 page ![]() 6 DLPC4422 DLPS074 – FEBRUARY 2017 www.ti.com Product Folder Links: DLPC4422 Submit Documentation Feedback Copyright © 2017, Texas Instruments Incorporated Pin Configurations and Functions (continued) PIN (1) I/O (2) DESCRIPTION NAME NO. P1_B_4 AE16 I4 Port 1 B Channel Input Pixel Data (bit weight 4) P1_B_3 AF16 I4 Port 1 B Channel Input Pixel Data (bit weight 2) P1_B_2 AF15 I4 Port 1 B Channel Input Pixel Data (bit weight 1) P1_B_1 AC14 I4 Port 1 B Channel Input Pixel Data (bit weight 0.5) P1_B_0 AD14 I4 Port 1 B Channel Input Pixel Data (bit weight 0.25) P1_C_9 AD20 I4 Port 1 C Channel Input Pixel Data (bit weight 128) P1_C_8 AE20 I4 Port 1 C Channel Input Pixel Data (bit weight 64) P1_C_7 AE21 I4 Port 1 C Channel Input Pixel Data (bit weight 32) P1_C_6 AF21 I4 Port 1 C Channel Input Pixel Data (bit weight 16) P1_C_5 AD19 I4 Port 1 C Channel Input Pixel Data (bit weight 8) P1_C_4 AE19 I4 Port 1 C Channel Input Pixel Data (bit weight 4) P1_C_3 AF19 I4 Port 1 C Channel Input Pixel Data (bit weight 2) P1_C_2 AF20 I4 Port 1 C Channel Input Pixel Data (bit weight 1) P1_C_1 AC19 I4 Port 1 C Channel Input Pixel Data (bit weight 0.5) P1_C_0 AE19 I4 Port 1 C Channel Input Pixel Data (bit weight 0.25) P1_VSYNC AC20 B2 Port 1 Vertical Sync. This signal includes an internal pull-down. While intended to be associated with Port 1, it can be programmed for use with Port 2. P1_HSYNC AD21 B2 Port 1 Horizontal Sync. This signal includes an internal pull-down. While intended to be associated with Port 1, it can be programmed for use with Port 2. P2_A_9 AD26 I4 Port 2 A Channel Input Pixel Data (bit weight 128) P2_A_8 AD25 I4 Port 2 A Channel Input Pixel Data (bit weight 64) P2_A_7 AB21 I4 Port 2 A Channel Input Pixel Data (bit weight 32) P2_A_6 AC22 I4 Port 2 A Channel Input Pixel Data (bit weight 16) P2_A_5 AD23 I4 Port 1 A Channel Input Pixel Data (bit weight 8) P2_A_4 AB20 I4 Port 2 A Channel Input Pixel Data (bit weight 4) P2_A_3 AC21 I4 Port 2 A Channel Input Pixel Data (bit weight 2) P2_A_2 AD22 I4 Port 2 A Channel Input Pixel Data (bit weight 1) P2_A_1 AE23 I4 Port 2 A Channel Input Pixel Data (bit weight 0.5) P2_A_0 AB19 I4 Port 2 A Channel Input Pixel Data (bit weight 0.25) P2_B_9 Y22 I4 Port 2 B Channel Input Pixel Data (bit weight 128) P2_B_8 AB26 I4 Port 2 B Channel Input Pixel Data (bit weight 64) P2_B_7 AA23 I4 Port 2 B Channel Input Pixel Data (bit weight 32) P2_B_6 AB25 I4 Port 2 B Channel Input Pixel Data (bit weight 16) P2_B_5 AA22 I4 Port 2 B Channel Input Pixel Data (bit weight 8) P2_B_4 AB24 I4 Port 2 B Channel Input Pixel Data (bit weight 4) P2_B_3 AC26 I4 Port 2 B Channel Input Pixel Data (bit weight 2) P2_B_2 AB23 I4 Port 2 B Channel Input Pixel Data (bit weight 1) P2_B_1 AC25 I4 Port 2 B Channel Input Pixel Data (bit weight 0.5) P2_B_0 AC24 I4 Port 2 B Channel Input Pixel Data (bit weight 0.25) P2_C_9 W23 I4 Port 2 C Channel Input Pixel Data (bit weight 128) P2_C_8 V22 I4 Port 2 B Channel Input Pixel Data (bit weight 64) P2_C_7 Y26 I4 Port 2 C Channel Input Pixel Data (bit weight 32) P2_C_6 Y25 I4 Port 2 B Channel Input Pixel Data (bit weight 16) P2_C_5 Y24 I4 Port 2 C Channel Input Pixel Data (bit weight 8) P2_C_4 Y23 I4 Port 2 B Channel Input Pixel Data (bit weight 4) P2_C_3 W22 I4 Port 2 C Channel Input Pixel Data (bit weight 2) P2_C_2 AA26 I4 Port 2 B Channel Input Pixel Data (bit weight 1) P2_C_1 AA25 I4 Port 2 C Channel Input Pixel Data (bit weight 0.5) P2_C_0 AA24 I4 Port 2 B Channel Input Pixel Data (bit weight 0.25) P2_VSYNC U22 B2 Port 2 Vertical Sync. This signal includes an internal pull-down. While intended to be associated with Port 2, it can be programmed for use with Port1. P2_HSYNC W26 B2 Port 2 Horizontal Sync. This signal includes an internal pull-down. While intended to be associated with Port 2, it can be programmed for use with Port1. ALF INPUT PORT CONTROL ALF_VSYNC AF11 I4 Autolock dedicated vertical sync. This signal includes an internal pull-down and uses hysteresis. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |