| Electronic Components Datasheet Search |
|
X96012 Datasheet(PDF) 7 Page - Intersil Corporation |
|
|
|||||||||||||||||||||||||||||
X96012 Datasheet(HTML) 7 Page - Intersil Corporation |
|
7 / 27 page ![]() 7 FN8216.0 March 10, 2005 A/D CONVERTER CHARACTERISTICS (See pg. 4 for Standard Conditions). Notes: 1. “LSB” is defined as V(VRef)/255, “Full Scale” is defined as V(VRef). 2. OffsetADC: For an ideal converter, the first transition of its transfer curve occurs at above zero. Offset error is the amount of deviation between the measured first transition point and the ideal point. FSErrorADC: For an ideal converter, the last transition of its transfer curve occurs at . Full Scale Error is the amount of deviation between the measured last transition point and the ideal point, after subtracting the Offset from the measured curve. DNLADC: DNL is defined as the difference between the ideal and the measured code transitions for successive A/D code outputs expressed in LSBs. The measured transfer curve is adjusted for Offset and Fullscale errors before calculating DNL. INLADC: The deviation of the measured transfer function of an A/D converter from the ideal transfer function. The INL error is also defined as the sum of the DNL errors starting from code 00h to the code where the INL measurement is desired. The measured trans- fer curve is adjusted for Offset and Fullscale errors before calculating INL. 3. These parameters are periodically sampled and not 100% tested. Symbol Parameter Min Typ Max Unit Test Conditions / Notes ADCTIME A/D converter conversion time 9 ms Proportional to A/D converter input voltage. This value is maximum at full scale input of A/D converter. ADCfiltOff = “1” RINADC VSense pin input resistance 100 k Ω VSense as an input, ADCIN bit = “1” CINADC VSense pin input capacitance 1 7 pF VSense as an input, ADCIN bit = “1”, Frequency = 1 MHz See note 3. VINADC VSense input signal range 0 V(VRef) V This is the A/D Converter Dynamic Range. ADCIN bit = “1” The ADC is monotonic OffsetADC A/D converter offset error ±1 LSB See notes 1 and 2 FSErrorADC A/D converter full scale error ±1 LSB DNLADC A/D Converter Differential Nonlinearity ±0.5 LSB INLADC A/D converter Integral Nonlinearity ±1 LSB TempStepADC Temperature step causing one step increment of ADC output 0.52 0.55 0.58 °C See note 3 Out25ADC ADC output at 25°C 011101012 0.5 x V(VRef) 255 [] 254.5 x V(VRef) 255 [] X96012 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |