LTM4680 datasheet(91/132 Pages) AD

91 / 132 page

LTM4681

Rev. 0

For more information www.analog.com

PMBus COMMAND DETAILS

10000b

10001b

10010b

10011b

10100b

10101b

10110b

10111b

11000b

11001b

11010b

11011b

11100b

11101b

11110b

11111b

This command has one data byte.

MFR_PWM_CONFIG

The MFR_PWM_CONFIG command sets the switching frequency phase offset with respect to the falling edge of the

SYNC signal. The part must be in the OFF state to process this command. Either the RUN pins must be low or the

channels must be commanded off. If either channel is in the RUN state and this command is written, the command

will be NACK’d and a BUSY fault will be asserted.

BIT

MEANING

Reserved

[6:5]

00b

01b

10b

11b

Input current sense gain.

2x gain. 0mV to 50mV range.

4x gain. 0mV to 25mV range.

8x gain. 0mV to 12.5mV range.

Reserved

Share Clock Enable : If this bit is 1, the

SHARE_CLK pin will not be released until

VIN > VIN_ON. The SHARE_CLK pin will be

pulled low when VIN < VIN_OFF. If this bit is 0, the SHARE_

CLK pin will not be pulled low when VIN < VIN_OFF except

for the initial application of VIN.

Reserved

BIT [2:0]

CHANNEL 0 (DEGREES)

CHANNEL 1 (DEGREES)

000b

180

001b

270

010b

240

011b

120

100b

120

240

101b

240

110b

120

300

LTM4680 Datasheet(PDF) 91 Page - Analog Devices

LTM4680 Datasheet(HTML) 91 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL