TMP126 datasheet(29/45 Pages) TI

29 / 45 page

8.6.6 TLow_Limit Register(Address = 05h) [reset = F380h]

This register is used to configuration the low temperature limit of the TMP126. The limit is formatted in a 14-bit

two's complement format with a LSB (Least Significant Bit) equal to 0.03125 °C. This is the same format as the

TEMP_RESULT register. The range of the register is ±256 °C. The default value on startup is F380h or -25 °C.

If the THigh_Limit register is equal to or less than the TLow_Limit register the temperature limits will be ignored

until configured such that THigh_Limit is greater than TLow_Limit.

Return to Register Map.

Figure 8-23. TLow_Limit Register

TLow_Limit[13:6]

R/W-F3h

TLow_Limit[5:0]

Reserved

R/W-20h

R-0h

Table 8-10. TLow_Limit Register Field Descriptions

Bit

Field

Type

Reset

Description

15:2

TLow_Limit[13:0]

R/W

3CE0h

14-bit temperature low limit setting.

Temperature low limit is represented by a 14-bit, two's

complement word with an LSB (Least Significant Bit) equal to

0.03125°C. The default setting for this is -25°C.

1:0

Reserved

These two bits will always read 0h

8.6.7 THigh_Limit Register(Address = 06h) [reset = 2A80h]

This register is used to configuration the high temperature limit of the TMP126. The limit is formatted in a 14-bit

two's complement format with a LSB (Least Significant Bit) equal to 0.03125 °C. This is the same format as the

Temp_Result register. The range of the register is ±256 °C. The default value on startup is 2A80h or 85 °C. If the

THigh_Limit register is equal to or less than the TLow_Limit register the temperature limits will be ignored until

configured such that THigh_Limit is greater than TLow_Limit.

Return to Register Map.

Figure 8-24. THigh_Limit Register

THigh_Limit[13:6]

R/W-2Ah

THigh_Limit[5:0]

Reserved

R/W-20h

R-0h

Table 8-11. THigh_Limit Register Field Descriptions

Bit

Field

Type

Reset

Description

15:2

THigh_Limit[13:0]

R/W

0AA0h

14-bit temperature high limit setting.

Temperature high limit is represented by a 14-bit, two's

complement word with an LSB (Least Significant Bit) equal to

0.03125°C.

1:0

Reserved

These two bits will always read 0h

www.ti.com

TMP126

SNIS209 – JULY 2021

Submit Document Feedback

Product Folder Links: TMP126

TMP126 Datasheet(PDF) 29 Page - Texas Instruments

TMP126 Datasheet(HTML) 29 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45

Datasheet Download

Link URL