Electronic Components Datasheet Search
  English  ▼

X  

AD9697 Datasheet(PDF) 32 Page - Analog Devices

Part # AD9697
Description  14-Bit, 1300 MSPS, JESD204B, Analog-to-Digital Converter
PDF  130 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9697 Datasheet(HTML) 32 Page - Analog Devices

Back Button AD9697 Datasheet HTML 28Page - Analog Devices AD9697 Datasheet HTML 29Page - Analog Devices AD9697 Datasheet HTML 30Page - Analog Devices AD9697 Datasheet HTML 31Page - Analog Devices AD9697 Datasheet HTML 32Page - Analog Devices AD9697 Datasheet HTML 33Page - Analog Devices AD9697 Datasheet HTML 34Page - Analog Devices AD9697 Datasheet HTML 35Page - Analog Devices AD9697 Datasheet HTML 36Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 130 page
background image
AD9697
Data Sheet
Rev. 0 | Page 32 of 130
PROGRAMMING INSTRUCTIONS
Use the following procedure to set up the programmable FIR filter:
1. Enable the sample clock to the device.
2. Configure the mode registers as follows:
a. Set the I path mode (I mode) and gain in
Register 0x0DF8 and Register 0x0DF9 (see Table 12
and Table 13). Only I Mode is available. Q Mode is not
available on single-channel devices.
3. Wait at least 5 µs to allow the programmable filter to power up.
4. Program the I path coefficients to the internal shadow
registers as follows:
a. Program the XI coefficients in Register 0x0E00 to
Register 0x0E2F (see Table 14).
b. Program the YI coefficients in Register 0x0F00 to
Register 0x0F2F (see Table 14).
c. Program the tapped delay in Register 0x0F30 (note
that this step is optional).
5. Set the chip transfer bit using either of the following
methods (note that setting the chip transfer bit applies the
programmed shadow coefficients to the filter):
a. Via the register map by setting the chip transfer bit
(Register 0x000F = 0x01).
b. Via a GPIO pin, as follows:
i.
Configure one of the GPIO pin as the chip
transfer bit in Register 0x0040 to Register 0x0042.
ii. Toggle the GPIO pin to initiate the chip transfer
(the rising edge is triggered).
6. When the I path mode register changes in
Register 0x0DF8, all coefficients must be reprogrammed.
Table 12. Register 0x0DF8 Definition
Bits
Description
[7:3]
Reserved
[2:0]
Filter mode (I mode or Q mode)
000: filters bypassed
001: real 24-tap filter (X only)
010: real 48-tap filter (X and Y together)
100: real set of two cascaded 24-tap filters (X then Y
cascaded)
111: real 96-tap filter (X and Y together)
Table 13. Register 0x0DF9 Definition
Bits
Description
7
Reserved
[6:4]
Y filter gain
110: −12 dB loss
111: −6 dB loss
000: 0 dB gain
001: 6 dB gain
010: 12 dB gain
3
Reserved
[2:0]
X filter gain
110: −12 dB loss
111: −6 dB loss
000: 0 dB gain
001: 6 dB gain
010: 12 dB gain
Table 14 shows the coefficient tables in Register 0x0E00 to
Register 0x0F30. All coefficients are Q1.15 format (sign bit +
15 fractional bits).
Table 14. I Coefficient Table (Device Selection = 0x1)1
Addr.
Single 24-Tap Filter
(I Mode [2:0] = 0x1)
Single 48-Tap Filter
(I Mode [2:0] = 0x2)
Two Cascaded 24-Tap Filters
(I Mode [2:0] = 0x4)
Single 96-Tap Filter
(I Mode[2:0] = 0x7)
0x0E00
XI C0 [7:0]
XI C0 [7:0]
XI C0 [7:0]
XI C0 [7:0]
0x0E01
XI C0 [15:8]
XI C0 [15:8]
XI C0 [15:8]
XI C0 [15:8]
0x0E02
XI C1 [7:0]
XI C1 [7:0]
XI C1 [7:0]
XI C1 [7:0]
0x0E03
XI C1 [15:8]
XI C1 [15:8]
XI C1 [15:8]
XI C1 [15:8]
…
…
…
…
…
0x0E2E
XI C23 [7:0]
XI C23 [7:0]
XI C23 [7:0]
XI C23 [7:0]
0x0E2F
XI C23 [15:0]
XI C23 [15:0]
XI C23 [15:0]
XI C23 [15:0]
0x0F00
Unused
YI C24 [7:0]
YI C0 [7:0]
YI C24 [7:0]
0x0F01
Unused
YI C24 [15:8]
YI C0 [15:8]
YI C24 [15:8]
0x0F02
Unused
YI C25 [7:0]
YI C1 [7:0]
YI C25 [7:0]
0x0F03
Unused
YI C25 [15:8]
YI C1 [15:8]
YI C25 [15:8]
…
…
…
…
…
0x0F2E
Unused
YI C47 [7:0]
YI C23 [7:0]
YI C47 [7:0]
0x0F2F
Unused
YI C47 [15:0]
YI C23 [15:0]
YI C47 [15:0]
0x0F30
Unused
Unused
Unused
Unused
1
XI Cn means I Path X Coefficient n, and YI Cn means I Path Y Coefficient n.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com