Electronic Components Datasheet Search
  English  ▼

X  

AD4684 Datasheet(PDF) 5 Page - Analog Devices

Part # AD4684
Description  1 MSPS/500 kSPS, 4-Channel, 16-Bit Dual, Simultaneous Sampling SAR ADCs
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD4684 Datasheet(HTML) 5 Page - Analog Devices

  AD4684 Datasheet HTML 1Page - Analog Devices AD4684 Datasheet HTML 2Page - Analog Devices AD4684 Datasheet HTML 3Page - Analog Devices AD4684 Datasheet HTML 4Page - Analog Devices AD4684 Datasheet HTML 5Page - Analog Devices AD4684 Datasheet HTML 6Page - Analog Devices AD4684 Datasheet HTML 7Page - Analog Devices AD4684 Datasheet HTML 8Page - Analog Devices AD4684 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 32 page
background image
Data Sheet
AD4684/AD4685
SPECIFICATIONS
analog.com
Rev. 0 | 5 of 32
TIMING SPECIFICATIONS
VCC = 3.0 V to 3.6 V, VLOGIC = 1.65 V to 3.6 V, VREF = 2.5 V internal, and TA = −40°C to +125°C, unless otherwise noted. All specifications
include a 10 pF load.
Table 2. Timing Specifications
Parameter
Min
Typ
Max
Unit
Description
tCYC
Time between conversions
1
µs
AD4684
2
µs
AD4685
2
µs
AD4684 alternating conversion channels
4
µs
AD4685 alternating conversion channels
tSCLKED
0.8
ns
CS falling edge to first SCLK falling edge
tSCLK
25
ns
SCLK period
tSCLKH
10
ns
SCLK high time
tSCLKL
10
ns
SCLK low time
tCSH
10
ns
CS pulse width
tQUIET
10
ns
Interface quiet time prior to conversion
tSDOEN
CS low to SDOA and SDOB/ALERT enabled
6
ns
VLOGIC ≥ 2.25 V
8
ns
1.65 V ≤ VLOGIC < 2.3 V
tSDOH
2
ns
SCLK rising edge to SDOA and SDOB/ALERT hold time
tSDOS
SCLK rising edge to SDOA and SDOB/ALERT setup time
6
ns
VLOGIC ≥ 2.25 V
8
ns
1.65 V ≤ VLOGIC < 2.3 V
tSDOT
8
ns
CS rising edge to SDOA and SDOB/ALERT high impedance
tSDIS
1
ns
SDI setup time prior to SCLK falling edge
tSDIH
1
ns
SDI hold time after SCLK falling edge
tSCLKCS
0
ns
SCLK rising edge to CS rising edge
tCONVERT
190
ns
Conversion time
tRESET
Valid time to start conversion after software reset (see Figure 41)
250
ns
Valid time to start conversion after soft reset
800
ns
Valid time to start conversion after hard reset
tACQUIRE
Acquire time
850/1700
ns
AD4684 single channel/alternating channel
1850/3700
ns
AD4685 single channel/alternating channel
tPOWERUP
Supply active to conversion
5
ms
First conversion allowed
11
ms
Settled to within 1% with internal reference
5
ms
Settled to within 1% with external reference
tREGWRITE
5
ms
Supply active to register read write access allowed
tSTARTUP
Exiting power-down mode to conversion (see Figure 40)
11
ms
Settled to within 1% with internal reference
10
µs
Settled to within 1% with external reference
tALERTS
200
ns
Time from CS to ALERT indication (see Figure 39)
tALERTC
12
ns
Time from CS to ALERT clear (see Figure 39)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com