ADC083000 datasheet(8/33 Pages) NSC

8 / 33 page

Absolute Maximum Ratings

(Notes 1, 2)

If Military/Aerospace specified devices are required,

please contact the National Semiconductor Sales Office/

Distributors for availability and specifications.

Supply Voltage (V

A,VDR)

2.2V

Voltage on Any Input Pin

−0.15V to (V

+0.15V)

Ground Difference

|GND - DR GND|

0V to 100 mV

Input Current at Any Pin (Note 3)

±25 mA

Package Input Current (Note 3)

±50 mA

Power Dissipation at T

≤ 85˚C

TBD W

ESD Susceptibility (Note 4)

Human Body Model

Machine Model

2500V

250V

Soldering Temperature, Infrared,

10 seconds, (Note 5), (Applies

to standard plated package only)

235˚C

Storage Temperature

−65˚C to +150˚C

Operating Ratings (Notes 1, 2)

Ambient Temperature Range

−40˚C

≤ T

≤ +85˚C

Supply Voltage (V

+1.8V to +2.0V

Driver Supply Voltage (V

DR)

+1.8V to V

Analog Input Common Mode

Voltage

CMO ±50mV

IN+, VIN- Voltage Range

(Maintaining Common Mode)

200mV to V

Ground Difference

(|GND - DR GND|)

CLK Pins Voltage Range

0V to V

Differential CLK Amplitude

0.4V

P-P to 2.0VP-P

Package Thermal Resistance

Package

JC (Top of

Package)

J-PAD

(Thermal

Pad)

128-Lead

Exposed Pad

LQFP

26˚C / W

10˚C / W

2.8˚C / W

Converter Electrical Characteristics

NOTE: This product is currently in development and the parameters specified in this section are DESIGN TARGETS.

The specifications in this section cannot be guaranteed until device characterization has taken place. The following

specifications apply after calibration for V

A =VDR = +1.9VDC, OutV = 1.9V, VIN FSR (a.c. coupled) = differential 870mVP-P,CL

= 10 pF, Differential, a.c. coupled Sinewave Input Clock, f

CLK = 1.5GHz at 0.5VP-P with 50% duty cycle, VBG = Floating, Non-

Extended Control Mode, SDR Mode, R

EXT = 3300

Ω ±0.1%, Analog Signal Source Impedance = 100Ω Differential. Boldface

limits apply for T

A =TMIN to TMAX. All other limits TA = 25˚C, unless otherwise noted. (Notes 6, 7)

Symbol

Parameter

Conditions

Typical

(Note 8)

Limits

(Note 8)

Units

(Limits)

STATIC CONVERTER CHARACTERISTICS

INL

Integral Non-Linearity (Best fit)

DC Coupled, 1MHz Sine Wave

Overanged

±0.35

±TBD

LSB (max)

DNL

Differential Non-Linearity

DC Coupled, 1MHz Sine Wave

Overanged

±0.25

±TBD

LSB (max)

Resolution with No Missing

Codes

Bits

OFF

Offset Error

-0.45

−TBD

TBD

LSB (min)

LSB (max)

OFF_ADJ

Input Offset Adjustment Range

Extended Control Mode

±45

PFSE

Positive Full-Scale Error (Note

−0.6

±TBD

mV (max)

NFSE

Negative Full-Scale Error (Note

−1.31

±TBD

mV (max)

FS_ADJ

Full-Scale Adjustment Range

Extended Control Mode

±20

±15

%FS

DYNAMIC CONVERTER CHARACTERISTICS

FPBW

Full Power Bandwidth

TBD

GHz

B.E.R.

Bit Error Rate

-18

Error/Sample

Gain Flatness

d.c. to 1500 MHz

±TBD

dBFS

d.c. to 3 GHz

±TBD

dBFS

ENOB

Effective Number of Bits

IN = 248 MHz, VIN = FSR − 0.5 dB

7.4

TBD

Bits (min)

IN = 748 MHz, VIN = FSR − 0.5 dB

7.0

TBD

Bits (min)

IN = 1498 MHz, VIN = FSR − 0.5 dB

6.5

TBD

Bits (min)

ADC083000 Datasheet(PDF) 8 Page - National Semiconductor (TI)

ADC083000 Datasheet(HTML) 8 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33

Datasheet Download

Link URL