LPC43S50 datasheet(75/156 Pages) NXP

75 / 156 page

LPC43S50_S30_S20

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1.3 — 20 January 2020

75 of 156

NXP Semiconductors

LPC43S50/S30/S20

32-bit ARM Cortex-M4/M0 microcontroller

– Optional forwarding of received pause control frames to the user application in

full-duplex operation.

– Back-pressure support for half-duplex operation.

– Automatic transmission of zero-quanta pause frame on deassertion of flow control

input in full-duplex operation.

• Supports IEEE1588 time stamping and IEEE 1588 advanced time stamping (IEEE

1588-2008 v2).

7.18 Digital serial peripherals

7.18.1 UART1

The LPC43S50/S30/S20 contain one UART with standard transmit and receive data lines.

UART1 also provides a full modem control handshake interface and support for

RS-485/9-bit mode allowing both software address detection and automatic address

detection using 9-bit mode.

UART1 includes a fractional baud rate generator. Standard baud rates such as 115200 Bd

can be achieved with any crystal frequency above 2 MHz.

7.18.1.1 Features

• Maximum UART data bit rate of 8 MBit/s.

• 16 B Receive and Transmit FIFOs.

• Register locations conform to 16C550 industry standard.

• Receiver FIFO trigger points at 1 B, 4 B, 8 B, and 14 B.

• Built-in fractional baud rate generator covering wide range of baud rates without a

need for external crystals of particular values.

• Auto baud capabilities and FIFO control mechanism that enables software flow

control implementation.

• Equipped with standard modem interface signals. This module also provides full

support for hardware flow control.

• Support for RS-485/9-bit/EIA-485 mode (UART1).

• DMA support.

7.18.2 USART0/2/3

The LPC43S50/S30/S20 contain three USARTs. In addition to standard transmit and

receive data lines, the USARTs support a synchronous mode.

The USARTs include a fractional baud rate generator. Standard baud rates such as

115200 Bd can be achieved with any crystal frequency above 2 MHz.

7.18.2.1 Features

• Maximum UART data bit rate of 8 MBit/s.

• 16 B Receive and Transmit FIFOs.

• Register locations conform to 16C550 industry standard.

• Receiver FIFO trigger points at 1 B, 4 B, 8 B, and 14 B.

LPC43S50 Datasheet(PDF) 75 Page - NXP Semiconductors

LPC43S50 Datasheet(HTML) 75 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL