Electronic Components Datasheet Search
  English  ▼

X  

ADF4368 Datasheet(PDF) 4 Page - Analog Devices

Part # ADF4368
Description  Microwave Wideband Synthesizer with Integrated VCO
PDF  54 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADF4368 Datasheet(HTML) 4 Page - Analog Devices

  ADF4368 Datasheet HTML 1Page - Analog Devices ADF4368 Datasheet HTML 2Page - Analog Devices ADF4368 Datasheet HTML 3Page - Analog Devices ADF4368 Datasheet HTML 4Page - Analog Devices ADF4368 Datasheet HTML 5Page - Analog Devices ADF4368 Datasheet HTML 6Page - Analog Devices ADF4368 Datasheet HTML 7Page - Analog Devices ADF4368 Datasheet HTML 8Page - Analog Devices ADF4368 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 54 page
background image
Data Sheet
ADF4368
SPECIFICATIONS
analog.com
Rev. 0 | 4 of 54
Table 1. Electrical Specifications (Continued)
Parameter
Symbol
Min
Typ
Max
Unit
Test Conditions/Comments
DIV_RCLK VCO Calibration Frequency
fDIV_RCLK
125
MHz
Must set DCLK_MODE = 1, when fDIV_RCLK >
80 MHz
FEEDBACK (N) AND OUTPUT DIVIDER (O)
N
4
4095
Integer mode
19
4095
Fractional mode
O
1
8
1, 2, 4, 8
RF OUTPUTS (RFOUT1P/N, RFOUT2P/N)
Differential termination = 100 Ω for all RF
output specifications, unless noted
Output Frequency
fOUT
0.8
12.8
GHz
Output Single-Ended Power
VOD
9
dBm
CLK1_OPWR = CLK2_OPWR = 15, fOUT = 4
GHz to 12.8 GHz
5.5
dBm
CLK1_OPWR = CLK2_OPWR = 10, fOUT = 4
GHz to 12.8 GHz
1.5
dBm
CLK1_OPWR = CLK2_OPWR = 5, fOUT = 4
GHz to 12.8 GHz
−2
dBm
CLK1_OPWR = CLK2_OPWR = 0, fOUT = 4
GHz to 12.8 GHz
Output Resistance
100
Ω
Differential
Output Common Mode
V3.3V_2 −
VOD
V
No pull-up inductor
V3.3V_2
V
With pull-up inductor
Output Rise Time
tR
18
ps
20%-80%, CLK1_OPWR = CLK2_OPWR =
10,
Output Fall Time
tF
18
ps
80%-20%, CLK1_OPWR = CLK2_OPWR =
10,
Output Duty Cycle
50
%
Skew, RFOUT1 to RFOUT2
3 ± 1
ps
One ADF4368 device
3 ± 1
ps
Across multiple ADF4368 devices, TJ
within 10℃, same R_DIV, CLKOUT_DIV,
EN_RDBLR used
REFERENCE INPUT TO OUTPUT DELAY
Device setup for all delay specifications,
unless noted, measure rising reference edge
at REFP input to rising edge at RFOUT1P
output
Propagation Delay
tPD
190
ps
REF_SEL = 0, R = 1, doubler = disabled
Propagation Delay Temperature Coefficient
tPD
0.06
ps/°C
REF_SEL = 0
LOGIC INPUTS (CSB, SCLK, SDIO, ENCLK1, ENCLK2)
Input High Voltage
VINH
1.2
V
Input Low Voltage
VINL
0.6
V
Input Current (High, Low)
IIH/IIL
±1
µA
Input Capacitance
CIN
2
pF
LOGIC INPUT (CE)
Input High Voltage
VINH-3V
1.8
V
Input Low Voltage
VINL-3V
0.8
V
Input Current (High, Low)
IIH-3V/IIL-3V
±1
μA
Input Capacitance
CIN-3V
1
pF
LOGIC OUTPUTS (SDIO, SDO, LKDET, MUXOUT)
Output High Voltage
VOH
1.5
1.8
V
IOH = 500 μA, 1.8 V output selected (default
setting)
Output High Voltage
VOH-3V
V3.3V − 0.4
IOH = 500 μA, 3.3 V output selected, set by
voltage on V_LDO pin



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com