| Electronic Components Datasheet Search |
|
IDTP9167 Datasheet(PDF) 16 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
IDTP9167 Datasheet(HTML) 16 Page - Renesas Technology Corp |
|
16 / 19 page ![]() January 28, 2014 16 IDTP9167 Advanced Datasheet • The PCB design and layout can have a significant influence on the power dissipation capabilities of power management ICs. This is due to the fact that the surface mount packages used with these devices rely heavily on thermally conductive traces and planes to transfer heat away from the package. The following general guidelines will be helpful in designing a board layout for low thermal resistance: 1. PC board traces with large cross sectional areas have higher thermal conductivity. If possible, a 2 oz copper ground plane with ample thermal Vias connecting to the EPAD of the IDTP9167 is recommended. 2. Do not use solder mask or place silkscreen on the heat-dissipating traces/pads, as they increase the net thermal resistance of the mounted IC package. Recommended Board Layout Figure 6 – Recommended board layout of one DPU |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |