DAC39RF10 datasheet(73/178 Pages) TI

73 / 178 page

8.3.7.10 Operation in Subclass 0 Systems

The device can operate with subclass 0 compatibility provided that multi-DAC synchronization and deterministic

latency are not required. With these limitations, the device can operate without the application of SYSREF. The

internal LMFC is automatically self-generated with unknown starting phase. SYNC is used as normal to initiate

the CGS and ILAS.

8.3.7.11 Link Reset

The entire link layer for all lanes is reset any time:

• There is a gearbox FIFO underflow/overflow detected (LANE_ERR[0]) on a lane used by the JESD link

• There is an elastic buffer overflow detected (EB_ERR) on a lane used by the JESD link

• The JESD link goes down (JESD_LINK_DOWN_ALM)

• SYSREF causes clock divider or LMFC/LEMC realignment (REALIGNED)

• The JTimer expires (JTIMER_EXPIRED_ALM)

8.3.8 Alarm Generation

The alarm pin is useful for notifying the host controller of events that may require intervention. Any active alarms

in the SYS_ALM register asserts the alarm output if they are not masked in the ALM_MASK register.

8.4 Device Functional Modes

This section describes the functional modes of the device. Some of the features in this section have been

discussed in further detail in Feature Description.

8.4.1 DUC and DDS Modes

The device contains a DUC mode and a direct digital synthesis (DDS) mode. The data path mode uses complex

(I and Q) data from the JESD interface, interpolate and upconverts it in the DUCs, sums the DUC outputs and

generates the analog signal in the DAC. In DDS mode, the DUC NCOs are used directly to generate tones

without requiring input data.

the list below summarized how DDS mode differs from DUC mode:

1. Interpolation filters are not enabled

2. JESD204C interface is not enabled

3. NCOs use less power (no complex mixing)

4. AMP register supplies unique amplitudes for each DUC (DDS) channel, allowing DDS channels to generate

tones to cancel harmonic tones in the DAC output. For example, DDS channel 0 could produce a

fundamental tone, channel 1 could produce a tone to cancel HD2, and channel 2 could produce a tone

to cancel HD3.

5. 5. The JMODE and DUC_L registers are ignored and the SYSREF period constraints imposed by the

JESD204C system and interpolation filters are removed. See Table 8-3.

www.ti.com

DAC39RF10

SBASAC8 – MAY 2023

Submit Document Feedback

Product Folder Links: DAC39RF10

DAC39RF10 Datasheet(PDF) 73 Page - Texas Instruments