Electronic Components Datasheet Search
  English  ▼

X  

DAC39RF10 Datasheet(PDF) 95 Page - Texas Instruments

Part # DAC39RF10
Description  DAC39RF10 10.24-GSPS, 16-bit, Dual and Single Channel, Multi-Nyquist Digital-to-Analog Converter (DAC) with JESD204B, C Interface
PDF  178 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

DAC39RF10 Datasheet(HTML) 95 Page - Texas Instruments

Back Button DAC39RF10 Datasheet HTML 91Page - Texas Instruments DAC39RF10 Datasheet HTML 92Page - Texas Instruments DAC39RF10 Datasheet HTML 93Page - Texas Instruments DAC39RF10 Datasheet HTML 94Page - Texas Instruments DAC39RF10 Datasheet HTML 95Page - Texas Instruments DAC39RF10 Datasheet HTML 96Page - Texas Instruments DAC39RF10 Datasheet HTML 97Page - Texas Instruments DAC39RF10 Datasheet HTML 98Page - Texas Instruments DAC39RF10 Datasheet HTML 99Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 95 / 178 page
background image
Figure 8-68. SYSREF_ALIGN Register (continued)
Table 8-49. SYSREF_ALIGN Register Field Descriptions
Bit
Field
Type
Reset
Description
7-1
RESERVED
R/W
00h
Reserved
0
SYSREF_ALIGN_EN
R/W
0b
When this bit is set, the chip realigns to each detected SYSREF
edge. This affects both the external clock divider and the JESD
subsystem.
SYSREF_TERM Register (Offset = 00A1h) [reset = 00h]
SYSREF_TERM is shown in Figure 8-69 and described in Table 8-50.
Return to the Register Summary Table.
SYSREF Termination Configruation
Figure 8-69. SYSREF_TERM Register
7
6
5
4
3
2
1
0
RESERVED
SYSREF_RECV_LVPECL
R/W-00h
R/W-0b
Table 8-50. SYSREF_TERM Register Field Descriptions
Bit
Field
Type
Reset
Description
7-1
RESERVED
R/W
00h
Reserved
0
SYSREF_RECV_LVPECL R/W
0b
0: SYSREF termination is 100 Ohm differential with Vcm of 0.4V
1: SYSREF termination is singled ended 50 Ohm to GND (LVPECL
mode)
8.5.3.10 JESD_EN Register (Offset = 0100h) [reset = 00h]
JESD_EN is shown in Figure 8-70 and described in Table 8-51.
Return to the Register Summary Table.
JESD204C Subsystem Enable
Figure 8-70. JESD_EN Register
7
6
5
4
3
2
1
0
RESERVED
JESD_EN
R/W-00h
R/W-0b
Table 8-51. JESD_EN Register Field Descriptions
Bit
Field
Type
Reset
Description
7-1
RESERVED
R/W
00h
0
JESD_EN
R/W
0b
0 : Disable JESD204C interface
1 : Enable JESD204C interface
When JESD_EN=0, the JESD204C subsystem is held in reset and
the SERDES PHY macros are disabled (ENRX and ENPLL PHY
fields all set to zero). The clocks are gated off to save power. The
LMFC/LEMC counter is also held in reset, so SYSREF will not align
the LMFC/LEMC.
Note: This register should only be changed when DP_EN=0.
www.ti.com
DAC39RF10
SBASAC8 – MAY 2023
Copyright © 2023 Texas Instruments Incorporated
Submit Document Feedback
95
Product Folder Links: DAC39RF10



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com