Electronic Components Datasheet Search
  English  ▼

X  

CDB5378 Datasheet(PDF) 19 Page - Cirrus Logic

Part # CDB5378
Description  Single-channel Seismic Evaluation System
PDF  72 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CDB5378 Datasheet(HTML) 19 Page - Cirrus Logic

Back Button CDB5378 Datasheet HTML 15Page - Cirrus Logic CDB5378 Datasheet HTML 16Page - Cirrus Logic CDB5378 Datasheet HTML 17Page - Cirrus Logic CDB5378 Datasheet HTML 18Page - Cirrus Logic CDB5378 Datasheet HTML 19Page - Cirrus Logic CDB5378 Datasheet HTML 20Page - Cirrus Logic CDB5378 Datasheet HTML 21Page - Cirrus Logic CDB5378 Datasheet HTML 22Page - Cirrus Logic CDB5378 Datasheet HTML 23Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 72 page
background image
CDB5378
DS639DB3
19
2.2.4
Delta-Sigma Test DAC
The CS5373A
∆Σ DAC creates differential analog signals for system tests. Multiple test modes are avail-
able and their use is described in the CS5373A data sheet.
2.2.4.1
Precision Output - DAC_OUT
The CS5373A test DAC has a precision output (DAC_OUT) that is routed to the input selection jumper.
This output is sensitive to loading, and on CDB5378 should only be jumpered into the INB input which
does not have passive RC filter components installed. The input impedance of the CS3301/02 amplifiers
are high enough that the DAC precision output can be connected to the INB input directly.
2.2.4.2
Buffered Output - DAC_BUF
The CS5373A test DAC has a buffered output (DAC_BUF) that is also routed to the input selection jump-
er. This output is less sensitive to loading than the precision output, and can be jumpered into either the
INA or INB input without affecting performance. The buffered output can also drive a sensor attached to
the input screw terminals, provided the sensor meets the impedance requirements specified in the
CS5373A data sheet.
Analog Signals
Description
OUT
Precision differential analog output
BUF
Buffered differential analog output
CAP
Capacitor connection for internal anti-alias filter
VREF
Voltage reference analog inputs
Digital Signals
Description
TDATA
Delta-sigma test data input
MCLK
Clock input
MSYNC
Synchronization input
MODE[0..2]
Test mode selection
ATT[0..2]
Attenuation range selection



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com