Electronic Components Datasheet Search
  English  ▼

X  

CDB5378 Datasheet(PDF) 23 Page - Cirrus Logic

Part # CDB5378
Description  Single-channel Seismic Evaluation System
PDF  72 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CDB5378 Datasheet(HTML) 23 Page - Cirrus Logic

Back Button CDB5378 Datasheet HTML 19Page - Cirrus Logic CDB5378 Datasheet HTML 20Page - Cirrus Logic CDB5378 Datasheet HTML 21Page - Cirrus Logic CDB5378 Datasheet HTML 22Page - Cirrus Logic CDB5378 Datasheet HTML 23Page - Cirrus Logic CDB5378 Datasheet HTML 24Page - Cirrus Logic CDB5378 Datasheet HTML 25Page - Cirrus Logic CDB5378 Datasheet HTML 26Page - Cirrus Logic CDB5378 Datasheet HTML 27Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 72 page
background image
CDB5378
DS639DB3
23
If no system clock is supplied to CDB5378, the DIGITAL FILTER CLOCK jumper (J16) can select a PLL
input clock from a local oscillator. Using a clock divider, the on-board oscillator produces 1.024 MHz,
2.048 MHz, 4.096 MHz and 32.768 MHz clock outputs that can be applied to the CS5378 CLK input.
2.3.2
Interface CPLD
A Xilinx CPLD is included on CDB5378 (XCR3128XL-10VQ100I) as an interface between the CS5378
digital filter and the microcontroller. By default the CPLD only passes through the interface signals, but
can be reprogrammed to disconnect the on-board 8051 microcontroller and connect to another external
microcontroller through the spare dual-row headers. Control signals taken off the CDB5378 board to an
external microcontroller should pair with a ground return wire to maintain signal integrity.
Free software tools and an inexpensive hardware programmer for the Xilinx CPLD are available from the
internet (http://www.xilinx.com). The hardware programmer interfaces with the Xilinx JTAG programming
port (J39) on CDB5378. Note that early versions of the Xilinx WebPack tools (7.1i SP1 and earlier) have
a bug in the JEDEC programming file for the CPLD included on CDB5378, and WebPack version 7.1i SP2
or later is required.
Included below is the default Verilog HDL file used by CDB5378 inside the interface CPLD. Comparing
the input and output definitions of this file with the CPLD schematic pinout should demonstrate how sig-
nals are selected and passed through from the microcontroller to the CS5378 digital filter. Several signal
connections to the CPLD are not defined in the default HDL file, but are routed to the CPLD on CDB5378
for convenience during custom reprogramming.
Specification
Value
Oscillator - Citizen 32.768 MHz VCXO
CSX750VBEL32.768MTR
Surface Mount Package Type
Leadless 6-Pin, 5x7 mm
Supply Voltage, Current
3.3 V, 11 mA
Frequency Stability, Pullability
± 50 ppm, ± 90 ppm
Startup Time
4 ms
Specification
Value
Clock Divider - TI LittleLogic D-Flop
SN74LVC2G74DCTR
Surface Mount Package Type
SSOP8-199
Supply Voltage, Current
3.3 V, 10
µA



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com