MP86998

– INTEGRATED INTELLI-PHASETM SOLUTION IN TLGA PACKAGE

MP86998 Rev. 1.0

www.MonolithicPower.com

3

11/3/2020

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.

© 2020 MPS. All Rights Reserved.

PIN FUNCTIONS

Pin #

Pin Name Description

1, 6, 31,

37, 39, 41

NC

No connection.

2

AGND

Analog ground.

3

VDD

Supply voltage for internal circuitry. Connect VDD to VDRV through a

2.2Ω resistor.

Decouple VDD with a 1µF capacitor to AGND. Connect AGND and PGND at the VDD

capacitor.

4

VDRV

Driver voltage. Connect VDRV to a 3.3V supply. Decouple VDRV with a 1µF to 4.7µF

ceramic capacitor.

5, 7, 8, 9,

20

–24, 40

PGND

Power ground.

10

–19

SW

Phase node.

25

–30

VIN

Input supply voltage. Place input ceramic capacitors (CIN) close to the device to

support the switching current with minimal parasitic inductance.

32

PHASE

Switching node for the bootstrap capacitor connection. The PHASE pin is

connected to SW internally.

33

BST

Bootstrap. The BST pin requires a 0.1µF to 0.22µF capacitor to drive the power

switch’s gate above the supply voltage. Connect the capacitor between the PHASE and

BST pins to form a floating supply across the power switch driver.

34

PWM

Pulse-width modulation input. Leave PWM floating or drive PWM to a middle-state

voltage to put SW in a high-impedance state.

35

EN

Enable. Pull EN low to disable the MP86998 and place SW in a high-impedance state.

36

TOUT/FLT

Single-pin temperature sense and fault reporting. TOUT/FLT is pulled up to the

VDD voltage if a fault occurs.

38

IOUT

Current-sense output. Use an external resistor to adjust the voltage proportional to

the inductor current.