MP86998

– INTEGRATED INTELLI-PHASETM SOLUTION IN TLGA PACKAGE

MP86998 Rev. 1.0

www.MonolithicPower.com

6

11/3/2020

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.

© 2020 MPS. All Rights Reserved.

ELECTRICAL CHARACTERISTICS (continued)

VIN = 12V, VDRV = VDD = EN = 3.3V, TA = 25°C for typical value and TJ = -40°C to 125°C for max

and min values, unless otherwise noted.

Parameter

Symbol

Condition

Min

Typ

Max

Units

TOUT/FLT sense gain (4)

8

mV/°C

TOUT/FLT sense offset (4)

TJ = 25°C

800

mV

Over-temperature shutdown

and fault flag (4)

160

°C

TOUT/FLT if a fault occurs (4)

3.0

3.3

V

PWM resistor

Pull up, EN = high

6

kΩ

Pull down, EN = high

5

kΩ

PWM logic high voltage

2.30

V

PWM tri-state region

1.10

1.8

V

PWM logic low voltage

0.80

V

Note:

4)

Not tested in production.

PWM TIMING DIAGRAM

tRISING

tFALLING

tLT

tTH

tHT

tTL

SW

PWM

Hi-Z

Hi-Z