| Electronic Components Datasheet Search |
|
VT1705 Datasheet(PDF) 13 Page - List of Unclassifed Manufacturers |
|
|
|||||||||||||||||||||||||||||
VT1705 Datasheet(HTML) 13 Page - List of Unclassifed Manufacturers |
|
13 / 99 page ![]() Data Sheet VT1705 High Definition Audio Codec 9 7 High Definition Audio Link Protocol 7.1 Link Signaling The link protocol defines the digital serial interface that connects High Definition Audio codec to the audio controller, and is not compatible with the previous AC97 protocol. The link is controller synchronous, based on a fixed 24MHz BITCLK and is purely isochronous without any flow control. Figure 3 – High Definition Audio Link Conceptual View 7.2 Signal Definitions Table 3 – High Definition Audio Link Signal Description Signal Name Source Type Description BITCLK Controller I 24 MHz Clock SYNC Controller I Global 48 kHz Frame Sync and Outbound Tag Signal. SDO Controller I Bussed Serial Data Output from Controller. SDI Codec & controller IO Point-to-point Serial Data. The controller has a weak pull down. RESETN Controller I Global Active Low Reset Signal. BITCLK is the 24 MHz clock sourced from the controller and connecting to all codec on the link. SYNC marks input and output frame boundaries (Frame Sync) as well as identifying outbound data streams (stream tags). SYNC is always sourced from the controller and connects to all codec on the link. SDO is driven by the controller to all codec on the link. Compared with AC97, the SDO is double pumped with respect to both rising and falling edges of BITCLK in order to increase the bandwidth required for High Definition Audio link. SDI is a point-to-point data signal driven by the codec to the controller. Because the bandwidth requirement is not that high compared with SDO, the data is single pumped with respect to only the rising edge of BITCLK. The controller is required to implement weak pull-down on all SDI signals. RESETN is sourced from the controller and connects to all codec on the link. Assertion of RESETN results in all link interface logic being reset to Default power on state. Free Datasheet http://www.datasheet4u.com/ |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |